History log of /netbsd/common/lib/libc/arch/mips/atomic/atomic_and.S (Results 1 – 5 of 5)
Revision Date Author Comments
# d1fb23d8 06-Aug-2020 skrll <skrll@NetBSD.org>

Centralise SYNC/BDSYNC in asm.h and introduce a new LLCSCSYNC and use it
before any ll/sc sequences.

Define LLSCSYNC as syncw; syncw for cnMIPS - issue two as early cnMIPS
has errat{um,a} that means

Centralise SYNC/BDSYNC in asm.h and introduce a new LLCSCSYNC and use it
before any ll/sc sequences.

Define LLSCSYNC as syncw; syncw for cnMIPS - issue two as early cnMIPS
has errat{um,a} that means the first can fail.

show more ...


# 5f9f6827 01-Aug-2020 skrll <skrll@NetBSD.org>

Trailing whitespace


# fc28abe3 14-Mar-2012 christos <christos@NetBSD.org>

don't include <sys/cdefs.h> from assembly.


# ed79f58c 27-Aug-2011 bouyer <bouyer@NetBSD.org>

loongson2f support:
- Add some loongson2 definitions to cpuregs.h, from OpenBSD
- Make sure that the at register is useable before every jump register
instruction (exept when register is k0 or k1)

loongson2f support:
- Add some loongson2 definitions to cpuregs.h, from OpenBSD
- Make sure that the at register is useable before every jump register
instruction (exept when register is k0 or k1) because -mfix-loongson2f-btb
needs the at register for its workaround
- add code to mips_fixup.c to handle the instructions added by
-mfix-loongson2f-btb
- Add a ls2-specific tlb miss handler: it doesn't have separate handler
for the xtlbmiss exeption.
- Fixes for some #ifdef MIPS3_LOONGSON2 assembly code (using the wrong
register)

show more ...


# 8daf714e 14-Dec-2009 matt <matt@NetBSD.org>

Merge from matt-nb5-mips64