Lines Matching refs:static

31 static xtensa_sysreg_internal sysregs[] = {
96 static xtensa_state_internal states[] = {
225 static unsigned
233 static void
241 static unsigned
249 static void
257 static unsigned
265 static void
273 static unsigned
281 static void
289 static unsigned
297 static void
305 static unsigned
313 static void
321 static unsigned
329 static void
337 static unsigned
345 static void
353 static unsigned
362 static void
372 static unsigned
380 static void
388 static unsigned
397 static void
407 static unsigned
415 static void
423 static unsigned
431 static void
439 static unsigned
447 static void
455 static unsigned
463 static void
471 static unsigned
479 static void
487 static unsigned
495 static void
503 static unsigned
511 static void
519 static unsigned
527 static void
535 static unsigned
543 static void
551 static unsigned
559 static void
567 static unsigned
576 static void
586 static unsigned
594 static void
602 static unsigned
610 static void
618 static unsigned
626 static void
634 static unsigned
643 static void
653 static unsigned
661 static void
669 static unsigned
677 static void
685 static unsigned
693 static void
701 static unsigned
709 static void
717 static unsigned
725 static void
733 static unsigned
742 static void
752 static unsigned
761 static void
771 static unsigned
780 static void
790 static unsigned
798 static void
806 static unsigned
815 static void
825 static unsigned
834 static void
844 static unsigned
853 static void
863 static unsigned
872 static void
882 static unsigned
891 static void
901 static unsigned
909 static void
917 static unsigned
925 static void
933 static unsigned
941 static void
949 static unsigned
958 static void
968 static unsigned
976 static void
984 static unsigned
992 static void
1000 static unsigned
1008 static void
1016 static unsigned
1024 static void
1032 static unsigned
1040 static void
1048 static unsigned
1056 static void
1064 static unsigned
1072 static void
1080 static unsigned
1088 static void
1096 static unsigned
1104 static void
1112 static unsigned
1120 static void
1128 static unsigned
1137 static void
1147 static unsigned
1156 static void
1166 static unsigned
1175 static void
1185 static unsigned
1194 static void
1204 static unsigned
1212 static void
1220 static unsigned
1228 static void
1236 static unsigned
1245 static void
1255 static unsigned
1264 static void
1274 static unsigned
1283 static void
1293 static unsigned
1301 static void
1309 static unsigned
1317 static void
1325 static void
1332 static unsigned
1338 static unsigned
1344 static unsigned
1350 static unsigned
1414 static xtensa_regfile_internal regfiles[] = {
1421 static xtensa_interface_internal interfaces[] = {
1433 static const unsigned CONST_TBL_ai4c_0[] = {
1454 static const unsigned CONST_TBL_b4c_0[] = {
1475 static const unsigned CONST_TBL_b4cu_0[] = {
1498 static int
1509 static int
1520 static int
1531 static int
1542 static int
1553 static int
1564 static int
1570 static int
1576 static int
1582 static int
1588 static int
1594 static int
1600 static int
1606 static int
1612 static int
1618 static int
1624 static int
1630 static int
1636 static int
1647 static int
1658 static int
1669 static int
1680 static int
1691 static int
1702 static int
1713 static int
1724 static int
1735 static int
1764 static int
1775 static int
1804 static int
1815 static int
1844 static int
1855 static int
1866 static int
1877 static int
1888 static int
1899 static int
1910 static int
1921 static int
1932 static int
1943 static int
1954 static int
1965 static int
1976 static int
1987 static int
1998 static int
2009 static int
2020 static int
2031 static int
2042 static int
2053 static int
2064 static int
2075 static int
2086 static int
2097 static int
2108 static int
2119 static int
2130 static int
2141 static int
2152 static int
2163 static int
2174 static int
2185 static int
2196 static int
2207 static int
2218 static int
2229 static int
2240 static int
2251 static int
2262 static int
2273 static int
2284 static int
2295 static int
2306 static int
2313 static int
2320 static int
2327 static int
2334 static int
2341 static int
2348 static int
2355 static int
2362 static int
2369 static int
2376 static int
2383 static int
2390 static int
2397 static int
2404 static int
2411 static int
2418 static xtensa_operand_internal operands[] = {
2713 static xtensa_arg_internal Iclass_xt_iclass_rfe_stateArgs[] = {
2718 static xtensa_arg_internal Iclass_xt_iclass_rfde_stateArgs[] = {
2722 static xtensa_arg_internal Iclass_xt_iclass_call12_args[] = {
2727 static xtensa_arg_internal Iclass_xt_iclass_call12_stateArgs[] = {
2731 static xtensa_arg_internal Iclass_xt_iclass_call8_args[] = {
2736 static xtensa_arg_internal Iclass_xt_iclass_call8_stateArgs[] = {
2740 static xtensa_arg_internal Iclass_xt_iclass_call4_args[] = {
2745 static xtensa_arg_internal Iclass_xt_iclass_call4_stateArgs[] = {
2749 static xtensa_arg_internal Iclass_xt_iclass_callx12_args[] = {
2754 static xtensa_arg_internal Iclass_xt_iclass_callx12_stateArgs[] = {
2758 static xtensa_arg_internal Iclass_xt_iclass_callx8_args[] = {
2763 static xtensa_arg_internal Iclass_xt_iclass_callx8_stateArgs[] = {
2767 static xtensa_arg_internal Iclass_xt_iclass_callx4_args[] = {
2772 static xtensa_arg_internal Iclass_xt_iclass_callx4_stateArgs[] = {
2776 static xtensa_arg_internal Iclass_xt_iclass_entry_args[] = {
2782 static xtensa_arg_internal Iclass_xt_iclass_entry_stateArgs[] = {
2790 static xtensa_arg_internal Iclass_xt_iclass_movsp_args[] = {
2795 static xtensa_arg_internal Iclass_xt_iclass_movsp_stateArgs[] = {
2800 static xtensa_arg_internal Iclass_xt_iclass_rotw_args[] = {
2804 static xtensa_arg_internal Iclass_xt_iclass_rotw_stateArgs[] = {
2808 static xtensa_arg_internal Iclass_xt_iclass_retw_args[] = {
2812 static xtensa_arg_internal Iclass_xt_iclass_retw_stateArgs[] = {
2820 static xtensa_arg_internal Iclass_xt_iclass_rfwou_stateArgs[] = {
2828 static xtensa_arg_internal Iclass_xt_iclass_l32e_args[] = {
2834 static xtensa_arg_internal Iclass_xt_iclass_s32e_args[] = {
2840 static xtensa_arg_internal Iclass_xt_iclass_rsr_windowbase_args[] = {
2844 static xtensa_arg_internal Iclass_xt_iclass_rsr_windowbase_stateArgs[] = {
2848 static xtensa_arg_internal Iclass_xt_iclass_wsr_windowbase_args[] = {
2852 static xtensa_arg_internal Iclass_xt_iclass_wsr_windowbase_stateArgs[] = {
2856 static xtensa_arg_internal Iclass_xt_iclass_xsr_windowbase_args[] = {
2860 static xtensa_arg_internal Iclass_xt_iclass_xsr_windowbase_stateArgs[] = {
2864 static xtensa_arg_internal Iclass_xt_iclass_rsr_windowstart_args[] = {
2868 static xtensa_arg_internal Iclass_xt_iclass_rsr_windowstart_stateArgs[] = {
2872 static xtensa_arg_internal Iclass_xt_iclass_wsr_windowstart_args[] = {
2876 static xtensa_arg_internal Iclass_xt_iclass_wsr_windowstart_stateArgs[] = {
2880 static xtensa_arg_internal Iclass_xt_iclass_xsr_windowstart_args[] = {
2884 static xtensa_arg_internal Iclass_xt_iclass_xsr_windowstart_stateArgs[] = {
2888 static xtensa_arg_internal Iclass_xt_iclass_add_n_args[] = {
2894 static xtensa_arg_internal Iclass_xt_iclass_addi_n_args[] = {
2900 static xtensa_arg_internal Iclass_xt_iclass_bz6_args[] = {
2905 static xtensa_arg_internal Iclass_xt_iclass_loadi4_args[] = {
2911 static xtensa_arg_internal Iclass_xt_iclass_mov_n_args[] = {
2916 static xtensa_arg_internal Iclass_xt_iclass_movi_n_args[] = {
2921 static xtensa_arg_internal Iclass_xt_iclass_retn_args[] = {
2925 static xtensa_arg_internal Iclass_xt_iclass_storei4_args[] = {
2931 static xtensa_arg_internal Iclass_xt_iclass_addi_args[] = {
2937 static xtensa_arg_internal Iclass_xt_iclass_addmi_args[] = {
2943 static xtensa_arg_internal Iclass_xt_iclass_addsub_args[] = {
2949 static xtensa_arg_internal Iclass_xt_iclass_bit_args[] = {
2955 static xtensa_arg_internal Iclass_xt_iclass_bsi8_args[] = {
2961 static xtensa_arg_internal Iclass_xt_iclass_bsi8b_args[] = {
2967 static xtensa_arg_internal Iclass_xt_iclass_bsi8u_args[] = {
2973 static xtensa_arg_internal Iclass_xt_iclass_bst8_args[] = {
2979 static xtensa_arg_internal Iclass_xt_iclass_bsz12_args[] = {
2984 static xtensa_arg_internal Iclass_xt_iclass_call0_args[] = {
2989 static xtensa_arg_internal Iclass_xt_iclass_callx0_args[] = {
2994 static xtensa_arg_internal Iclass_xt_iclass_exti_args[] = {
3001 static xtensa_arg_internal Iclass_xt_iclass_jump_args[] = {
3005 static xtensa_arg_internal Iclass_xt_iclass_jumpx_args[] = {
3009 static xtensa_arg_internal Iclass_xt_iclass_l16ui_args[] = {
3015 static xtensa_arg_internal Iclass_xt_iclass_l16si_args[] = {
3021 static xtensa_arg_internal Iclass_xt_iclass_l32i_args[] = {
3027 static xtensa_arg_internal Iclass_xt_iclass_l32r_args[] = {
3032 static xtensa_arg_internal Iclass_xt_iclass_l8i_args[] = {
3038 static xtensa_arg_internal Iclass_xt_iclass_movi_args[] = {
3043 static xtensa_arg_internal Iclass_xt_iclass_movz_args[] = {
3049 static xtensa_arg_internal Iclass_xt_iclass_neg_args[] = {
3054 static xtensa_arg_internal Iclass_xt_iclass_return_args[] = {
3058 static xtensa_arg_internal Iclass_xt_iclass_s16i_args[] = {
3064 static xtensa_arg_internal Iclass_xt_iclass_s32i_args[] = {
3070 static xtensa_arg_internal Iclass_xt_iclass_s32nb_args[] = {
3076 static xtensa_arg_internal Iclass_xt_iclass_s8i_args[] = {
3082 static xtensa_arg_internal Iclass_xt_iclass_sar_args[] = {
3086 static xtensa_arg_internal Iclass_xt_iclass_sar_stateArgs[] = {
3090 static xtensa_arg_internal Iclass_xt_iclass_sari_args[] = {
3094 static xtensa_arg_internal Iclass_xt_iclass_sari_stateArgs[] = {
3098 static xtensa_arg_internal Iclass_xt_iclass_shifts_args[] = {
3103 static xtensa_arg_internal Iclass_xt_iclass_shifts_stateArgs[] = {
3107 static xtensa_arg_internal Iclass_xt_iclass_shiftst_args[] = {
3113 static xtensa_arg_internal Iclass_xt_iclass_shiftst_stateArgs[] = {
3117 static xtensa_arg_internal Iclass_xt_iclass_shiftt_args[] = {
3122 static xtensa_arg_internal Iclass_xt_iclass_shiftt_stateArgs[] = {
3126 static xtensa_arg_internal Iclass_xt_iclass_slli_args[] = {
3132 static xtensa_arg_internal Iclass_xt_iclass_srai_args[] = {
3138 static xtensa_arg_internal Iclass_xt_iclass_srli_args[] = {
3144 static xtensa_arg_internal Iclass_xt_iclass_sync_stateArgs[] = {
3148 static xtensa_arg_internal Iclass_xt_iclass_rsil_args[] = {
3153 static xtensa_arg_internal Iclass_xt_iclass_rsil_stateArgs[] = {
3162 static xtensa_arg_internal Iclass_xt_iclass_rsr_sar_args[] = {
3166 static xtensa_arg_internal Iclass_xt_iclass_rsr_sar_stateArgs[] = {
3170 static xtensa_arg_internal Iclass_xt_iclass_wsr_sar_args[] = {
3174 static xtensa_arg_internal Iclass_xt_iclass_wsr_sar_stateArgs[] = {
3179 static xtensa_arg_internal Iclass_xt_iclass_xsr_sar_args[] = {
3183 static xtensa_arg_internal Iclass_xt_iclass_xsr_sar_stateArgs[] = {
3187 static xtensa_arg_internal Iclass_xt_iclass_rsr_memctl_args[] = {
3191 static xtensa_arg_internal Iclass_xt_iclass_wsr_memctl_args[] = {
3195 static xtensa_arg_internal Iclass_xt_iclass_xsr_memctl_args[] = {
3199 static xtensa_arg_internal Iclass_xt_iclass_rsr_litbase_args[] = {
3203 static xtensa_arg_internal Iclass_xt_iclass_wsr_litbase_args[] = {
3207 static xtensa_arg_internal Iclass_xt_iclass_xsr_litbase_args[] = {
3211 static xtensa_arg_internal Iclass_xt_iclass_rsr_configid0_args[] = {
3215 static xtensa_arg_internal Iclass_xt_iclass_wsr_configid0_args[] = {
3219 static xtensa_arg_internal Iclass_xt_iclass_rsr_configid1_args[] = {
3223 static xtensa_arg_internal Iclass_xt_iclass_rsr_ps_args[] = {
3227 static xtensa_arg_internal Iclass_xt_iclass_rsr_ps_stateArgs[] = {
3236 static xtensa_arg_internal Iclass_xt_iclass_wsr_ps_args[] = {
3240 static xtensa_arg_internal Iclass_xt_iclass_wsr_ps_stateArgs[] = {
3249 static xtensa_arg_internal Iclass_xt_iclass_xsr_ps_args[] = {
3253 static xtensa_arg_internal Iclass_xt_iclass_xsr_ps_stateArgs[] = {
3262 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc1_args[] = {
3266 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc1_stateArgs[] = {
3270 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc1_args[] = {
3274 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc1_stateArgs[] = {
3278 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc1_args[] = {
3282 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc1_stateArgs[] = {
3286 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave1_args[] = {
3290 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave1_stateArgs[] = {
3294 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave1_args[] = {
3298 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave1_stateArgs[] = {
3302 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave1_args[] = {
3306 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave1_stateArgs[] = {
3310 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc2_args[] = {
3314 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc2_stateArgs[] = {
3318 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc2_args[] = {
3322 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc2_stateArgs[] = {
3326 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc2_args[] = {
3330 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc2_stateArgs[] = {
3334 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave2_args[] = {
3338 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave2_stateArgs[] = {
3342 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave2_args[] = {
3346 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave2_stateArgs[] = {
3350 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave2_args[] = {
3354 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave2_stateArgs[] = {
3358 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc3_args[] = {
3362 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc3_stateArgs[] = {
3366 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc3_args[] = {
3370 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc3_stateArgs[] = {
3374 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc3_args[] = {
3378 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc3_stateArgs[] = {
3382 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave3_args[] = {
3386 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave3_stateArgs[] = {
3390 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave3_args[] = {
3394 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave3_stateArgs[] = {
3398 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave3_args[] = {
3402 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave3_stateArgs[] = {
3406 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc4_args[] = {
3410 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc4_stateArgs[] = {
3414 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc4_args[] = {
3418 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc4_stateArgs[] = {
3422 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc4_args[] = {
3426 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc4_stateArgs[] = {
3430 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave4_args[] = {
3434 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave4_stateArgs[] = {
3438 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave4_args[] = {
3442 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave4_stateArgs[] = {
3446 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave4_args[] = {
3450 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave4_stateArgs[] = {
3454 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc5_args[] = {
3458 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc5_stateArgs[] = {
3462 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc5_args[] = {
3466 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc5_stateArgs[] = {
3470 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc5_args[] = {
3474 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc5_stateArgs[] = {
3478 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave5_args[] = {
3482 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave5_stateArgs[] = {
3486 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave5_args[] = {
3490 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave5_stateArgs[] = {
3494 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave5_args[] = {
3498 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave5_stateArgs[] = {
3502 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc6_args[] = {
3506 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc6_stateArgs[] = {
3510 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc6_args[] = {
3514 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc6_stateArgs[] = {
3518 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc6_args[] = {
3522 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc6_stateArgs[] = {
3526 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave6_args[] = {
3530 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave6_stateArgs[] = {
3534 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave6_args[] = {
3538 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave6_stateArgs[] = {
3542 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave6_args[] = {
3546 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave6_stateArgs[] = {
3550 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc7_args[] = {
3554 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc7_stateArgs[] = {
3558 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc7_args[] = {
3562 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc7_stateArgs[] = {
3566 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc7_args[] = {
3570 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc7_stateArgs[] = {
3574 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave7_args[] = {
3578 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave7_stateArgs[] = {
3582 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave7_args[] = {
3586 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave7_stateArgs[] = {
3590 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave7_args[] = {
3594 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave7_stateArgs[] = {
3598 static xtensa_arg_internal Iclass_xt_iclass_rsr_eps2_args[] = {
3602 static xtensa_arg_internal Iclass_xt_iclass_rsr_eps2_stateArgs[] = {
3606 static xtensa_arg_internal Iclass_xt_iclass_wsr_eps2_args[] = {
3610 static xtensa_arg_internal Iclass_xt_iclass_wsr_eps2_stateArgs[] = {
3614 static xtensa_arg_internal Iclass_xt_iclass_xsr_eps2_args[] = {
3618 static xtensa_arg_internal Iclass_xt_iclass_xsr_eps2_stateArgs[] = {
3622 static xtensa_arg_internal Iclass_xt_iclass_rsr_eps3_args[] = {
3626 static xtensa_arg_internal Iclass_xt_iclass_rsr_eps3_stateArgs[] = {
3630 static xtensa_arg_internal Iclass_xt_iclass_wsr_eps3_args[] = {
3634 static xtensa_arg_internal Iclass_xt_iclass_wsr_eps3_stateArgs[] = {
3638 static xtensa_arg_internal Iclass_xt_iclass_xsr_eps3_args[] = {
3642 static xtensa_arg_internal Iclass_xt_iclass_xsr_eps3_stateArgs[] = {
3646 static xtensa_arg_internal Iclass_xt_iclass_rsr_eps4_args[] = {
3650 static xtensa_arg_internal Iclass_xt_iclass_rsr_eps4_stateArgs[] = {
3654 static xtensa_arg_internal Iclass_xt_iclass_wsr_eps4_args[] = {
3658 static xtensa_arg_internal Iclass_xt_iclass_wsr_eps4_stateArgs[] = {
3662 static xtensa_arg_internal Iclass_xt_iclass_xsr_eps4_args[] = {
3666 static xtensa_arg_internal Iclass_xt_iclass_xsr_eps4_stateArgs[] = {
3670 static xtensa_arg_internal Iclass_xt_iclass_rsr_eps5_args[] = {
3674 static xtensa_arg_internal Iclass_xt_iclass_rsr_eps5_stateArgs[] = {
3678 static xtensa_arg_internal Iclass_xt_iclass_wsr_eps5_args[] = {
3682 static xtensa_arg_internal Iclass_xt_iclass_wsr_eps5_stateArgs[] = {
3686 static xtensa_arg_internal Iclass_xt_iclass_xsr_eps5_args[] = {
3690 static xtensa_arg_internal Iclass_xt_iclass_xsr_eps5_stateArgs[] = {
3694 static xtensa_arg_internal Iclass_xt_iclass_rsr_eps6_args[] = {
3698 static xtensa_arg_internal Iclass_xt_iclass_rsr_eps6_stateArgs[] = {
3702 static xtensa_arg_internal Iclass_xt_iclass_wsr_eps6_args[] = {
3706 static xtensa_arg_internal Iclass_xt_iclass_wsr_eps6_stateArgs[] = {
3710 static xtensa_arg_internal Iclass_xt_iclass_xsr_eps6_args[] = {
3714 static xtensa_arg_internal Iclass_xt_iclass_xsr_eps6_stateArgs[] = {
3718 static xtensa_arg_internal Iclass_xt_iclass_rsr_eps7_args[] = {
3722 static xtensa_arg_internal Iclass_xt_iclass_rsr_eps7_stateArgs[] = {
3726 static xtensa_arg_internal Iclass_xt_iclass_wsr_eps7_args[] = {
3730 static xtensa_arg_internal Iclass_xt_iclass_wsr_eps7_stateArgs[] = {
3734 static xtensa_arg_internal Iclass_xt_iclass_xsr_eps7_args[] = {
3738 static xtensa_arg_internal Iclass_xt_iclass_xsr_eps7_stateArgs[] = {
3742 static xtensa_arg_internal Iclass_xt_iclass_rsr_excvaddr_args[] = {
3746 static xtensa_arg_internal Iclass_xt_iclass_rsr_excvaddr_stateArgs[] = {
3750 static xtensa_arg_internal Iclass_xt_iclass_wsr_excvaddr_args[] = {
3754 static xtensa_arg_internal Iclass_xt_iclass_wsr_excvaddr_stateArgs[] = {
3758 static xtensa_arg_internal Iclass_xt_iclass_xsr_excvaddr_args[] = {
3762 static xtensa_arg_internal Iclass_xt_iclass_xsr_excvaddr_stateArgs[] = {
3766 static xtensa_arg_internal Iclass_xt_iclass_rsr_depc_args[] = {
3770 static xtensa_arg_internal Iclass_xt_iclass_rsr_depc_stateArgs[] = {
3774 static xtensa_arg_internal Iclass_xt_iclass_wsr_depc_args[] = {
3778 static xtensa_arg_internal Iclass_xt_iclass_wsr_depc_stateArgs[] = {
3782 static xtensa_arg_internal Iclass_xt_iclass_xsr_depc_args[] = {
3786 static xtensa_arg_internal Iclass_xt_iclass_xsr_depc_stateArgs[] = {
3790 static xtensa_arg_internal Iclass_xt_iclass_rsr_exccause_args[] = {
3794 static xtensa_arg_internal Iclass_xt_iclass_rsr_exccause_stateArgs[] = {
3799 static xtensa_arg_internal Iclass_xt_iclass_wsr_exccause_args[] = {
3803 static xtensa_arg_internal Iclass_xt_iclass_wsr_exccause_stateArgs[] = {
3807 static xtensa_arg_internal Iclass_xt_iclass_xsr_exccause_args[] = {
3811 static xtensa_arg_internal Iclass_xt_iclass_xsr_exccause_stateArgs[] = {
3815 static xtensa_arg_internal Iclass_xt_iclass_rsr_misc0_args[] = {
3819 static xtensa_arg_internal Iclass_xt_iclass_rsr_misc0_stateArgs[] = {
3823 static xtensa_arg_internal Iclass_xt_iclass_wsr_misc0_args[] = {
3827 static xtensa_arg_internal Iclass_xt_iclass_wsr_misc0_stateArgs[] = {
3831 static xtensa_arg_internal Iclass_xt_iclass_xsr_misc0_args[] = {
3835 static xtensa_arg_internal Iclass_xt_iclass_xsr_misc0_stateArgs[] = {
3839 static xtensa_arg_internal Iclass_xt_iclass_rsr_misc1_args[] = {
3843 static xtensa_arg_internal Iclass_xt_iclass_rsr_misc1_stateArgs[] = {
3847 static xtensa_arg_internal Iclass_xt_iclass_wsr_misc1_args[] = {
3851 static xtensa_arg_internal Iclass_xt_iclass_wsr_misc1_stateArgs[] = {
3855 static xtensa_arg_internal Iclass_xt_iclass_xsr_misc1_args[] = {
3859 static xtensa_arg_internal Iclass_xt_iclass_xsr_misc1_stateArgs[] = {
3863 static xtensa_arg_internal Iclass_xt_iclass_rsr_prid_args[] = {
3867 static xtensa_arg_internal Iclass_xt_iclass_rsr_vecbase_args[] = {
3871 static xtensa_arg_internal Iclass_xt_iclass_rsr_vecbase_stateArgs[] = {
3875 static xtensa_arg_internal Iclass_xt_iclass_wsr_vecbase_args[] = {
3879 static xtensa_arg_internal Iclass_xt_iclass_wsr_vecbase_stateArgs[] = {
3883 static xtensa_arg_internal Iclass_xt_iclass_xsr_vecbase_args[] = {
3887 static xtensa_arg_internal Iclass_xt_iclass_xsr_vecbase_stateArgs[] = {
3891 static xtensa_arg_internal Iclass_xt_iclass_salt_args[] = {
3897 static xtensa_arg_internal Iclass_xt_mul16_args[] = {
3903 static xtensa_arg_internal Iclass_xt_mul32_args[] = {
3909 static xtensa_arg_internal Iclass_xt_iclass_rfi_args[] = {
3913 static xtensa_arg_internal Iclass_xt_iclass_rfi_stateArgs[] = {
3936 static xtensa_arg_internal Iclass_xt_iclass_wait_args[] = {
3940 static xtensa_arg_internal Iclass_xt_iclass_wait_stateArgs[] = {
3944 static xtensa_arg_internal Iclass_xt_iclass_rsr_interrupt_args[] = {
3948 static xtensa_arg_internal Iclass_xt_iclass_rsr_interrupt_stateArgs[] = {
3952 static xtensa_arg_internal Iclass_xt_iclass_wsr_intset_args[] = {
3956 static xtensa_arg_internal Iclass_xt_iclass_wsr_intset_stateArgs[] = {
3961 static xtensa_arg_internal Iclass_xt_iclass_wsr_intclear_args[] = {
3965 static xtensa_arg_internal Iclass_xt_iclass_wsr_intclear_stateArgs[] = {
3970 static xtensa_arg_internal Iclass_xt_iclass_rsr_intenable_args[] = {
3974 static xtensa_arg_internal Iclass_xt_iclass_rsr_intenable_stateArgs[] = {
3978 static xtensa_arg_internal Iclass_xt_iclass_wsr_intenable_args[] = {
3982 static xtensa_arg_internal Iclass_xt_iclass_wsr_intenable_stateArgs[] = {
3986 static xtensa_arg_internal Iclass_xt_iclass_xsr_intenable_args[] = {
3990 static xtensa_arg_internal Iclass_xt_iclass_xsr_intenable_stateArgs[] = {
3994 static xtensa_arg_internal Iclass_xt_iclass_break_args[] = {
3999 static xtensa_arg_internal Iclass_xt_iclass_break_stateArgs[] = {
4004 static xtensa_arg_internal Iclass_xt_iclass_break_n_args[] = {
4008 static xtensa_arg_internal Iclass_xt_iclass_break_n_stateArgs[] = {
4013 static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka0_args[] = {
4017 static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka0_stateArgs[] = {
4021 static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka0_args[] = {
4025 static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka0_stateArgs[] = {
4030 static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka0_args[] = {
4034 static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka0_stateArgs[] = {
4039 static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc0_args[] = {
4043 static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc0_stateArgs[] = {
4047 static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc0_args[] = {
4051 static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc0_stateArgs[] = {
4056 static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc0_args[] = {
4060 static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc0_stateArgs[] = {
4065 static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka1_args[] = {
4069 static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka1_stateArgs[] = {
4073 static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka1_args[] = {
4077 static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka1_stateArgs[] = {
4082 static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka1_args[] = {
4086 static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka1_stateArgs[] = {
4091 static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc1_args[] = {
4095 static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc1_stateArgs[] = {
4099 static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc1_args[] = {
4103 static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc1_stateArgs[] = {
4108 static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc1_args[] = {
4112 static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc1_stateArgs[] = {
4117 static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka0_args[] = {
4121 static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka0_stateArgs[] = {
4125 static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka0_args[] = {
4129 static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka0_stateArgs[] = {
4133 static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka0_args[] = {
4137 static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka0_stateArgs[] = {
4141 static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka1_args[] = {
4145 static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka1_stateArgs[] = {
4149 static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka1_args[] = {
4153 static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka1_stateArgs[] = {
4157 static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka1_args[] = {
4161 static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka1_stateArgs[] = {
4165 static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreakenable_args[] = {
4169 static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreakenable_stateArgs[] = {
4173 static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreakenable_args[] = {
4177 static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreakenable_stateArgs[] = {
4181 static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreakenable_args[] = {
4185 static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreakenable_stateArgs[] = {
4189 static xtensa_arg_internal Iclass_xt_iclass_rsr_debugcause_args[] = {
4193 static xtensa_arg_internal Iclass_xt_iclass_rsr_debugcause_stateArgs[] = {
4198 static xtensa_arg_internal Iclass_xt_iclass_wsr_debugcause_args[] = {
4202 static xtensa_arg_internal Iclass_xt_iclass_wsr_debugcause_stateArgs[] = {
4207 static xtensa_arg_internal Iclass_xt_iclass_xsr_debugcause_args[] = {
4211 static xtensa_arg_internal Iclass_xt_iclass_xsr_debugcause_stateArgs[] = {
4216 static xtensa_arg_internal Iclass_xt_iclass_rsr_icount_args[] = {
4220 static xtensa_arg_internal Iclass_xt_iclass_rsr_icount_stateArgs[] = {
4224 static xtensa_arg_internal Iclass_xt_iclass_wsr_icount_args[] = {
4228 static xtensa_arg_internal Iclass_xt_iclass_wsr_icount_stateArgs[] = {
4233 static xtensa_arg_internal Iclass_xt_iclass_xsr_icount_args[] = {
4237 static xtensa_arg_internal Iclass_xt_iclass_xsr_icount_stateArgs[] = {
4242 static xtensa_arg_internal Iclass_xt_iclass_rsr_icountlevel_args[] = {
4246 static xtensa_arg_internal Iclass_xt_iclass_rsr_icountlevel_stateArgs[] = {
4250 static xtensa_arg_internal Iclass_xt_iclass_wsr_icountlevel_args[] = {
4254 static xtensa_arg_internal Iclass_xt_iclass_wsr_icountlevel_stateArgs[] = {
4258 static xtensa_arg_internal Iclass_xt_iclass_xsr_icountlevel_args[] = {
4262 static xtensa_arg_internal Iclass_xt_iclass_xsr_icountlevel_stateArgs[] = {
4266 static xtensa_arg_internal Iclass_xt_iclass_rsr_ddr_args[] = {
4270 static xtensa_arg_internal Iclass_xt_iclass_rsr_ddr_stateArgs[] = {
4274 static xtensa_arg_internal Iclass_xt_iclass_wsr_ddr_args[] = {
4278 static xtensa_arg_internal Iclass_xt_iclass_wsr_ddr_stateArgs[] = {
4283 static xtensa_arg_internal Iclass_xt_iclass_xsr_ddr_args[] = {
4287 static xtensa_arg_internal Iclass_xt_iclass_xsr_ddr_stateArgs[] = {
4292 static xtensa_arg_internal Iclass_xt_iclass_lddr32_p_args[] = {
4296 static xtensa_arg_internal Iclass_xt_iclass_lddr32_p_stateArgs[] = {
4302 static xtensa_arg_internal Iclass_xt_iclass_sddr32_p_args[] = {
4306 static xtensa_arg_internal Iclass_xt_iclass_sddr32_p_stateArgs[] = {
4311 static xtensa_arg_internal Iclass_xt_iclass_rfdo_args[] = {
4315 static xtensa_arg_internal Iclass_xt_iclass_rfdo_stateArgs[] = {
4327 static xtensa_arg_internal Iclass_xt_iclass_rfdd_stateArgs[] = {
4331 static xtensa_arg_internal Iclass_xt_iclass_wsr_mmid_args[] = {
4335 static xtensa_arg_internal Iclass_xt_iclass_wsr_mmid_stateArgs[] = {
4339 static xtensa_arg_internal Iclass_xt_iclass_rsr_ccount_args[] = {
4343 static xtensa_arg_internal Iclass_xt_iclass_rsr_ccount_stateArgs[] = {
4347 static xtensa_arg_internal Iclass_xt_iclass_wsr_ccount_args[] = {
4351 static xtensa_arg_internal Iclass_xt_iclass_wsr_ccount_stateArgs[] = {
4356 static xtensa_arg_internal Iclass_xt_iclass_xsr_ccount_args[] = {
4360 static xtensa_arg_internal Iclass_xt_iclass_xsr_ccount_stateArgs[] = {
4365 static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare0_args[] = {
4369 static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare0_stateArgs[] = {
4373 static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare0_args[] = {
4377 static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare0_stateArgs[] = {
4382 static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare0_args[] = {
4386 static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare0_stateArgs[] = {
4391 static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare1_args[] = {
4395 static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare1_stateArgs[] = {
4399 static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare1_args[] = {
4403 static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare1_stateArgs[] = {
4408 static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare1_args[] = {
4412 static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare1_stateArgs[] = {
4417 static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare2_args[] = {
4421 static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare2_stateArgs[] = {
4425 static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare2_args[] = {
4429 static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare2_stateArgs[] = {
4434 static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare2_args[] = {
4438 static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare2_stateArgs[] = {
4443 static xtensa_arg_internal Iclass_xt_iclass_idtlb_args[] = {
4447 static xtensa_arg_internal Iclass_xt_iclass_idtlb_stateArgs[] = {
4451 static xtensa_arg_internal Iclass_xt_iclass_rdtlb_args[] = {
4456 static xtensa_arg_internal Iclass_xt_iclass_wdtlb_args[] = {
4461 static xtensa_arg_internal Iclass_xt_iclass_wdtlb_stateArgs[] = {
4465 static xtensa_arg_internal Iclass_xt_iclass_iitlb_args[] = {
4469 static xtensa_arg_internal Iclass_xt_iclass_ritlb_args[] = {
4474 static xtensa_arg_internal Iclass_xt_iclass_witlb_args[] = {
4479 static xtensa_arg_internal Iclass_xt_iclass_minmax_args[] = {
4485 static xtensa_arg_internal Iclass_xt_iclass_nsa_args[] = {
4490 static xtensa_arg_internal Iclass_xt_iclass_sx_args[] = {
4496 static xtensa_arg_internal Iclass_xt_iclass_l32ai_args[] = {
4502 static xtensa_arg_internal Iclass_xt_iclass_s32ri_args[] = {
4508 static xtensa_arg_internal Iclass_xt_iclass_s32c1i_args[] = {
4514 static xtensa_arg_internal Iclass_xt_iclass_s32c1i_stateArgs[] = {
4520 static xtensa_arg_internal Iclass_xt_iclass_rsr_scompare1_args[] = {
4524 static xtensa_arg_internal Iclass_xt_iclass_rsr_scompare1_stateArgs[] = {
4528 static xtensa_arg_internal Iclass_xt_iclass_wsr_scompare1_args[] = {
4532 static xtensa_arg_internal Iclass_xt_iclass_wsr_scompare1_stateArgs[] = {
4536 static xtensa_arg_internal Iclass_xt_iclass_xsr_scompare1_args[] = {
4540 static xtensa_arg_internal Iclass_xt_iclass_xsr_scompare1_stateArgs[] = {
4544 static xtensa_arg_internal Iclass_xt_iclass_rsr_atomctl_args[] = {
4548 static xtensa_arg_internal Iclass_xt_iclass_rsr_atomctl_stateArgs[] = {
4552 static xtensa_arg_internal Iclass_xt_iclass_wsr_atomctl_args[] = {
4556 static xtensa_arg_internal Iclass_xt_iclass_wsr_atomctl_stateArgs[] = {
4561 static xtensa_arg_internal Iclass_xt_iclass_xsr_atomctl_args[] = {
4565 static xtensa_arg_internal Iclass_xt_iclass_xsr_atomctl_stateArgs[] = {
4570 static xtensa_arg_internal Iclass_xt_iclass_div_args[] = {
4576 static xtensa_arg_internal Iclass_xt_iclass_rsr_eraccess_args[] = {
4580 static xtensa_arg_internal Iclass_xt_iclass_wsr_eraccess_args[] = {
4584 static xtensa_arg_internal Iclass_xt_iclass_xsr_eraccess_args[] = {
4588 static xtensa_arg_internal Iclass_xt_iclass_rer_args[] = {
4593 static xtensa_arg_internal Iclass_xt_iclass_wer_args[] = {
4598 static xtensa_arg_internal Iclass_rur_expstate_args[] = {
4602 static xtensa_arg_internal Iclass_rur_expstate_stateArgs[] = {
4606 static xtensa_arg_internal Iclass_wur_expstate_args[] = {
4610 static xtensa_arg_internal Iclass_wur_expstate_stateArgs[] = {
4614 static xtensa_arg_internal Iclass_iclass_READ_IMPWIRE_args[] = {
4618 static xtensa_interface Iclass_iclass_READ_IMPWIRE_intfArgs[] = {
4622 static xtensa_arg_internal Iclass_iclass_SETB_EXPSTATE_args[] = {
4626 static xtensa_arg_internal Iclass_iclass_SETB_EXPSTATE_stateArgs[] = {
4630 static xtensa_arg_internal Iclass_iclass_CLRB_EXPSTATE_args[] = {
4634 static xtensa_arg_internal Iclass_iclass_CLRB_EXPSTATE_stateArgs[] = {
4638 static xtensa_arg_internal Iclass_iclass_WRMSK_EXPSTATE_args[] = {
4643 static xtensa_arg_internal Iclass_iclass_WRMSK_EXPSTATE_stateArgs[] = {
4647 static xtensa_iclass_internal iclasses[] = {
5445 static void
5451 static void
5457 static void
5463 static void
5469 static void
5475 static void
5481 static void
5487 static void
5493 static void
5499 static void
5505 static void
5511 static void
5517 static void
5523 static void
5529 static void
5535 static void
5541 static void
5547 static void
5553 static void
5559 static void
5565 static void
5571 static void
5577 static void
5583 static void
5589 static void
5595 static void
5601 static void
5607 static void
5613 static void
5619 static void
5625 static void
5631 static void
5637 static void
5643 static void
5649 static void
5655 static void
5661 static void
5667 static void
5673 static void
5679 static void
5685 static void
5691 static void
5697 static void
5703 static void
5709 static void
5715 static void
5721 static void
5727 static void
5733 static void
5739 static void
5745 static void
5751 static void
5757 static void
5763 static void
5769 static void
5775 static void
5781 static void
5787 static void
5793 static void
5799 static void
5805 static void
5811 static void
5817 static void
5823 static void
5829 static void
5835 static void
5841 static void
5847 static void
5853 static void
5859 static void
5865 static void
5871 static void
5877 static void
5883 static void
5889 static void
5895 static void
5901 static void
5907 static void
5913 static void
5919 static void
5925 static void
5931 static void
5937 static void
5943 static void
5949 static void
5955 static void
5961 static void
5967 static void
5973 static void
5979 static void
5985 static void
5991 static void
5997 static void
6003 static void
6009 static void
6015 static void
6021 static void
6027 static void
6033 static void
6039 static void
6045 static void
6051 static void
6057 static void
6063 static void
6069 static void
6075 static void
6081 static void
6087 static void
6093 static void
6099 static void
6105 static void
6111 static void
6117 static void
6123 static void
6129 static void
6135 static void
6141 static void
6147 static void
6153 static void
6159 static void
6165 static void
6171 static void
6177 static void
6183 static void
6189 static void
6195 static void
6201 static void
6207 static void
6213 static void
6219 static void
6225 static void
6231 static void
6237 static void
6243 static void
6249 static void
6255 static void
6261 static void
6267 static void
6273 static void
6279 static void
6285 static void
6291 static void
6297 static void
6303 static void
6309 static void
6315 static void
6321 static void
6327 static void
6333 static void
6339 static void
6345 static void
6351 static void
6357 static void
6363 static void
6369 static void
6375 static void
6381 static void
6387 static void
6393 static void
6399 static void
6405 static void
6411 static void
6417 static void
6423 static void
6429 static void
6435 static void
6441 static void
6447 static void
6453 static void
6459 static void
6465 static void
6471 static void
6477 static void
6483 static void
6489 static void
6495 static void
6501 static void
6507 static void
6513 static void
6519 static void
6525 static void
6531 static void
6537 static void
6543 static void
6549 static void
6555 static void
6561 static void
6567 static void
6573 static void
6579 static void
6585 static void
6591 static void
6597 static void
6603 static void
6609 static void
6615 static void
6621 static void
6627 static void
6633 static void
6639 static void
6645 static void
6651 static void
6657 static void
6663 static void
6669 static void
6675 static void
6681 static void
6687 static void
6693 static void
6699 static void
6705 static void
6711 static void
6717 static void
6723 static void
6729 static void
6735 static void
6741 static void
6747 static void
6753 static void
6759 static void
6765 static void
6771 static void
6777 static void
6783 static void
6789 static void
6795 static void
6801 static void
6807 static void
6813 static void
6819 static void
6825 static void
6831 static void
6837 static void
6843 static void
6849 static void
6855 static void
6861 static void
6867 static void
6873 static void
6879 static void
6885 static void
6891 static void
6897 static void
6903 static void
6909 static void
6915 static void
6921 static void
6927 static void
6933 static void
6939 static void
6945 static void
6951 static void
6957 static void
6963 static void
6969 static void
6975 static void
6981 static void
6987 static void
6993 static void
6999 static void
7005 static void
7011 static void
7017 static void
7023 static void
7029 static void
7035 static void
7041 static void
7047 static void
7053 static void
7059 static void
7065 static void
7071 static void
7077 static void
7083 static void
7089 static void
7095 static void
7101 static void
7107 static void
7113 static void
7119 static void
7125 static void
7131 static void
7137 static void
7143 static void
7149 static void
7155 static void
7161 static void
7167 static void
7173 static void
7179 static void
7185 static void
7191 static void
7197 static void
7203 static void
7209 static void
7215 static void
7221 static void
7227 static void
7233 static void
7239 static void
7245 static void
7251 static void
7257 static void
7263 static void
7269 static void
7275 static void
7281 static void
7287 static void
7293 static void
7299 static void
7305 static void
7311 static void
7317 static void
7323 static void
7329 static void
7335 static void
7341 static void
7347 static xtensa_opcode_encode_fn Opcode_excw_encode_fns[] = {
7351 static xtensa_opcode_encode_fn Opcode_rfe_encode_fns[] = {
7355 static xtensa_opcode_encode_fn Opcode_rfde_encode_fns[] = {
7359 static xtensa_opcode_encode_fn Opcode_syscall_encode_fns[] = {
7363 static xtensa_opcode_encode_fn Opcode_call12_encode_fns[] = {
7367 static xtensa_opcode_encode_fn Opcode_call8_encode_fns[] = {
7371 static xtensa_opcode_encode_fn Opcode_call4_encode_fns[] = {
7375 static xtensa_opcode_encode_fn Opcode_callx12_encode_fns[] = {
7379 static xtensa_opcode_encode_fn Opcode_callx8_encode_fns[] = {
7383 static xtensa_opcode_encode_fn Opcode_callx4_encode_fns[] = {
7387 static xtensa_opcode_encode_fn Opcode_entry_encode_fns[] = {
7391 static xtensa_opcode_encode_fn Opcode_movsp_encode_fns[] = {
7395 static xtensa_opcode_encode_fn Opcode_rotw_encode_fns[] = {
7399 static xtensa_opcode_encode_fn Opcode_retw_encode_fns[] = {
7403 static xtensa_opcode_encode_fn Opcode_retw_n_encode_fns[] = {
7407 static xtensa_opcode_encode_fn Opcode_rfwo_encode_fns[] = {
7411 static xtensa_opcode_encode_fn Opcode_rfwu_encode_fns[] = {
7415 static xtensa_opcode_encode_fn Opcode_l32e_encode_fns[] = {
7419 static xtensa_opcode_encode_fn Opcode_s32e_encode_fns[] = {
7423 static xtensa_opcode_encode_fn Opcode_rsr_windowbase_encode_fns[] = {
7427 static xtensa_opcode_encode_fn Opcode_wsr_windowbase_encode_fns[] = {
7431 static xtensa_opcode_encode_fn Opcode_xsr_windowbase_encode_fns[] = {
7435 static xtensa_opcode_encode_fn Opcode_rsr_windowstart_encode_fns[] = {
7439 static xtensa_opcode_encode_fn Opcode_wsr_windowstart_encode_fns[] = {
7443 static xtensa_opcode_encode_fn Opcode_xsr_windowstart_encode_fns[] = {
7447 static xtensa_opcode_encode_fn Opcode_add_n_encode_fns[] = {
7451 static xtensa_opcode_encode_fn Opcode_addi_n_encode_fns[] = {
7455 static xtensa_opcode_encode_fn Opcode_beqz_n_encode_fns[] = {
7459 static xtensa_opcode_encode_fn Opcode_bnez_n_encode_fns[] = {
7463 static xtensa_opcode_encode_fn Opcode_ill_n_encode_fns[] = {
7467 static xtensa_opcode_encode_fn Opcode_l32i_n_encode_fns[] = {
7471 static xtensa_opcode_encode_fn Opcode_mov_n_encode_fns[] = {
7475 static xtensa_opcode_encode_fn Opcode_movi_n_encode_fns[] = {
7479 static xtensa_opcode_encode_fn Opcode_nop_n_encode_fns[] = {
7483 static xtensa_opcode_encode_fn Opcode_ret_n_encode_fns[] = {
7487 static xtensa_opcode_encode_fn Opcode_s32i_n_encode_fns[] = {
7491 static xtensa_opcode_encode_fn Opcode_addi_encode_fns[] = {
7495 static xtensa_opcode_encode_fn Opcode_addmi_encode_fns[] = {
7499 static xtensa_opcode_encode_fn Opcode_add_encode_fns[] = {
7503 static xtensa_opcode_encode_fn Opcode_sub_encode_fns[] = {
7507 static xtensa_opcode_encode_fn Opcode_addx2_encode_fns[] = {
7511 static xtensa_opcode_encode_fn Opcode_addx4_encode_fns[] = {
7515 static xtensa_opcode_encode_fn Opcode_addx8_encode_fns[] = {
7519 static xtensa_opcode_encode_fn Opcode_subx2_encode_fns[] = {
7523 static xtensa_opcode_encode_fn Opcode_subx4_encode_fns[] = {
7527 static xtensa_opcode_encode_fn Opcode_subx8_encode_fns[] = {
7531 static xtensa_opcode_encode_fn Opcode_and_encode_fns[] = {
7535 static xtensa_opcode_encode_fn Opcode_or_encode_fns[] = {
7539 static xtensa_opcode_encode_fn Opcode_xor_encode_fns[] = {
7543 static xtensa_opcode_encode_fn Opcode_beqi_encode_fns[] = {
7547 static xtensa_opcode_encode_fn Opcode_bnei_encode_fns[] = {
7551 static xtensa_opcode_encode_fn Opcode_bgei_encode_fns[] = {
7555 static xtensa_opcode_encode_fn Opcode_blti_encode_fns[] = {
7559 static xtensa_opcode_encode_fn Opcode_bbci_encode_fns[] = {
7563 static xtensa_opcode_encode_fn Opcode_bbsi_encode_fns[] = {
7567 static xtensa_opcode_encode_fn Opcode_bgeui_encode_fns[] = {
7571 static xtensa_opcode_encode_fn Opcode_bltui_encode_fns[] = {
7575 static xtensa_opcode_encode_fn Opcode_beq_encode_fns[] = {
7579 static xtensa_opcode_encode_fn Opcode_bne_encode_fns[] = {
7583 static xtensa_opcode_encode_fn Opcode_bge_encode_fns[] = {
7587 static xtensa_opcode_encode_fn Opcode_blt_encode_fns[] = {
7591 static xtensa_opcode_encode_fn Opcode_bgeu_encode_fns[] = {
7595 static xtensa_opcode_encode_fn Opcode_bltu_encode_fns[] = {
7599 static xtensa_opcode_encode_fn Opcode_bany_encode_fns[] = {
7603 static xtensa_opcode_encode_fn Opcode_bnone_encode_fns[] = {
7607 static xtensa_opcode_encode_fn Opcode_ball_encode_fns[] = {
7611 static xtensa_opcode_encode_fn Opcode_bnall_encode_fns[] = {
7615 static xtensa_opcode_encode_fn Opcode_bbc_encode_fns[] = {
7619 static xtensa_opcode_encode_fn Opcode_bbs_encode_fns[] = {
7623 static xtensa_opcode_encode_fn Opcode_beqz_encode_fns[] = {
7627 static xtensa_opcode_encode_fn Opcode_bnez_encode_fns[] = {
7631 static xtensa_opcode_encode_fn Opcode_bgez_encode_fns[] = {
7635 static xtensa_opcode_encode_fn Opcode_bltz_encode_fns[] = {
7639 static xtensa_opcode_encode_fn Opcode_call0_encode_fns[] = {
7643 static xtensa_opcode_encode_fn Opcode_callx0_encode_fns[] = {
7647 static xtensa_opcode_encode_fn Opcode_extui_encode_fns[] = {
7651 static xtensa_opcode_encode_fn Opcode_ill_encode_fns[] = {
7655 static xtensa_opcode_encode_fn Opcode_j_encode_fns[] = {
7659 static xtensa_opcode_encode_fn Opcode_jx_encode_fns[] = {
7663 static xtensa_opcode_encode_fn Opcode_l16ui_encode_fns[] = {
7667 static xtensa_opcode_encode_fn Opcode_l16si_encode_fns[] = {
7671 static xtensa_opcode_encode_fn Opcode_l32i_encode_fns[] = {
7675 static xtensa_opcode_encode_fn Opcode_l32r_encode_fns[] = {
7679 static xtensa_opcode_encode_fn Opcode_l8ui_encode_fns[] = {
7683 static xtensa_opcode_encode_fn Opcode_movi_encode_fns[] = {
7687 static xtensa_opcode_encode_fn Opcode_moveqz_encode_fns[] = {
7691 static xtensa_opcode_encode_fn Opcode_movnez_encode_fns[] = {
7695 static xtensa_opcode_encode_fn Opcode_movltz_encode_fns[] = {
7699 static xtensa_opcode_encode_fn Opcode_movgez_encode_fns[] = {
7703 static xtensa_opcode_encode_fn Opcode_neg_encode_fns[] = {
7707 static xtensa_opcode_encode_fn Opcode_abs_encode_fns[] = {
7711 static xtensa_opcode_encode_fn Opcode_nop_encode_fns[] = {
7715 static xtensa_opcode_encode_fn Opcode_ret_encode_fns[] = {
7719 static xtensa_opcode_encode_fn Opcode_simcall_encode_fns[] = {
7723 static xtensa_opcode_encode_fn Opcode_s16i_encode_fns[] = {
7727 static xtensa_opcode_encode_fn Opcode_s32i_encode_fns[] = {
7731 static xtensa_opcode_encode_fn Opcode_s32nb_encode_fns[] = {
7735 static xtensa_opcode_encode_fn Opcode_s8i_encode_fns[] = {
7739 static xtensa_opcode_encode_fn Opcode_ssr_encode_fns[] = {
7743 static xtensa_opcode_encode_fn Opcode_ssl_encode_fns[] = {
7747 static xtensa_opcode_encode_fn Opcode_ssa8l_encode_fns[] = {
7751 static xtensa_opcode_encode_fn Opcode_ssa8b_encode_fns[] = {
7755 static xtensa_opcode_encode_fn Opcode_ssai_encode_fns[] = {
7759 static xtensa_opcode_encode_fn Opcode_sll_encode_fns[] = {
7763 static xtensa_opcode_encode_fn Opcode_src_encode_fns[] = {
7767 static xtensa_opcode_encode_fn Opcode_srl_encode_fns[] = {
7771 static xtensa_opcode_encode_fn Opcode_sra_encode_fns[] = {
7775 static xtensa_opcode_encode_fn Opcode_slli_encode_fns[] = {
7779 static xtensa_opcode_encode_fn Opcode_srai_encode_fns[] = {
7783 static xtensa_opcode_encode_fn Opcode_srli_encode_fns[] = {
7787 static xtensa_opcode_encode_fn Opcode_memw_encode_fns[] = {
7791 static xtensa_opcode_encode_fn Opcode_extw_encode_fns[] = {
7795 static xtensa_opcode_encode_fn Opcode_isync_encode_fns[] = {
7799 static xtensa_opcode_encode_fn Opcode_rsync_encode_fns[] = {
7803 static xtensa_opcode_encode_fn Opcode_esync_encode_fns[] = {
7807 static xtensa_opcode_encode_fn Opcode_dsync_encode_fns[] = {
7811 static xtensa_opcode_encode_fn Opcode_rsil_encode_fns[] = {
7815 static xtensa_opcode_encode_fn Opcode_rsr_sar_encode_fns[] = {
7819 static xtensa_opcode_encode_fn Opcode_wsr_sar_encode_fns[] = {
7823 static xtensa_opcode_encode_fn Opcode_xsr_sar_encode_fns[] = {
7827 static xtensa_opcode_encode_fn Opcode_rsr_memctl_encode_fns[] = {
7831 static xtensa_opcode_encode_fn Opcode_wsr_memctl_encode_fns[] = {
7835 static xtensa_opcode_encode_fn Opcode_xsr_memctl_encode_fns[] = {
7839 static xtensa_opcode_encode_fn Opcode_rsr_litbase_encode_fns[] = {
7843 static xtensa_opcode_encode_fn Opcode_wsr_litbase_encode_fns[] = {
7847 static xtensa_opcode_encode_fn Opcode_xsr_litbase_encode_fns[] = {
7851 static xtensa_opcode_encode_fn Opcode_rsr_configid0_encode_fns[] = {
7855 static xtensa_opcode_encode_fn Opcode_wsr_configid0_encode_fns[] = {
7859 static xtensa_opcode_encode_fn Opcode_rsr_configid1_encode_fns[] = {
7863 static xtensa_opcode_encode_fn Opcode_rsr_ps_encode_fns[] = {
7867 static xtensa_opcode_encode_fn Opcode_wsr_ps_encode_fns[] = {
7871 static xtensa_opcode_encode_fn Opcode_xsr_ps_encode_fns[] = {
7875 static xtensa_opcode_encode_fn Opcode_rsr_epc1_encode_fns[] = {
7879 static xtensa_opcode_encode_fn Opcode_wsr_epc1_encode_fns[] = {
7883 static xtensa_opcode_encode_fn Opcode_xsr_epc1_encode_fns[] = {
7887 static xtensa_opcode_encode_fn Opcode_rsr_excsave1_encode_fns[] = {
7891 static xtensa_opcode_encode_fn Opcode_wsr_excsave1_encode_fns[] = {
7895 static xtensa_opcode_encode_fn Opcode_xsr_excsave1_encode_fns[] = {
7899 static xtensa_opcode_encode_fn Opcode_rsr_epc2_encode_fns[] = {
7903 static xtensa_opcode_encode_fn Opcode_wsr_epc2_encode_fns[] = {
7907 static xtensa_opcode_encode_fn Opcode_xsr_epc2_encode_fns[] = {
7911 static xtensa_opcode_encode_fn Opcode_rsr_excsave2_encode_fns[] = {
7915 static xtensa_opcode_encode_fn Opcode_wsr_excsave2_encode_fns[] = {
7919 static xtensa_opcode_encode_fn Opcode_xsr_excsave2_encode_fns[] = {
7923 static xtensa_opcode_encode_fn Opcode_rsr_epc3_encode_fns[] = {
7927 static xtensa_opcode_encode_fn Opcode_wsr_epc3_encode_fns[] = {
7931 static xtensa_opcode_encode_fn Opcode_xsr_epc3_encode_fns[] = {
7935 static xtensa_opcode_encode_fn Opcode_rsr_excsave3_encode_fns[] = {
7939 static xtensa_opcode_encode_fn Opcode_wsr_excsave3_encode_fns[] = {
7943 static xtensa_opcode_encode_fn Opcode_xsr_excsave3_encode_fns[] = {
7947 static xtensa_opcode_encode_fn Opcode_rsr_epc4_encode_fns[] = {
7951 static xtensa_opcode_encode_fn Opcode_wsr_epc4_encode_fns[] = {
7955 static xtensa_opcode_encode_fn Opcode_xsr_epc4_encode_fns[] = {
7959 static xtensa_opcode_encode_fn Opcode_rsr_excsave4_encode_fns[] = {
7963 static xtensa_opcode_encode_fn Opcode_wsr_excsave4_encode_fns[] = {
7967 static xtensa_opcode_encode_fn Opcode_xsr_excsave4_encode_fns[] = {
7971 static xtensa_opcode_encode_fn Opcode_rsr_epc5_encode_fns[] = {
7975 static xtensa_opcode_encode_fn Opcode_wsr_epc5_encode_fns[] = {
7979 static xtensa_opcode_encode_fn Opcode_xsr_epc5_encode_fns[] = {
7983 static xtensa_opcode_encode_fn Opcode_rsr_excsave5_encode_fns[] = {
7987 static xtensa_opcode_encode_fn Opcode_wsr_excsave5_encode_fns[] = {
7991 static xtensa_opcode_encode_fn Opcode_xsr_excsave5_encode_fns[] = {
7995 static xtensa_opcode_encode_fn Opcode_rsr_epc6_encode_fns[] = {
7999 static xtensa_opcode_encode_fn Opcode_wsr_epc6_encode_fns[] = {
8003 static xtensa_opcode_encode_fn Opcode_xsr_epc6_encode_fns[] = {
8007 static xtensa_opcode_encode_fn Opcode_rsr_excsave6_encode_fns[] = {
8011 static xtensa_opcode_encode_fn Opcode_wsr_excsave6_encode_fns[] = {
8015 static xtensa_opcode_encode_fn Opcode_xsr_excsave6_encode_fns[] = {
8019 static xtensa_opcode_encode_fn Opcode_rsr_epc7_encode_fns[] = {
8023 static xtensa_opcode_encode_fn Opcode_wsr_epc7_encode_fns[] = {
8027 static xtensa_opcode_encode_fn Opcode_xsr_epc7_encode_fns[] = {
8031 static xtensa_opcode_encode_fn Opcode_rsr_excsave7_encode_fns[] = {
8035 static xtensa_opcode_encode_fn Opcode_wsr_excsave7_encode_fns[] = {
8039 static xtensa_opcode_encode_fn Opcode_xsr_excsave7_encode_fns[] = {
8043 static xtensa_opcode_encode_fn Opcode_rsr_eps2_encode_fns[] = {
8047 static xtensa_opcode_encode_fn Opcode_wsr_eps2_encode_fns[] = {
8051 static xtensa_opcode_encode_fn Opcode_xsr_eps2_encode_fns[] = {
8055 static xtensa_opcode_encode_fn Opcode_rsr_eps3_encode_fns[] = {
8059 static xtensa_opcode_encode_fn Opcode_wsr_eps3_encode_fns[] = {
8063 static xtensa_opcode_encode_fn Opcode_xsr_eps3_encode_fns[] = {
8067 static xtensa_opcode_encode_fn Opcode_rsr_eps4_encode_fns[] = {
8071 static xtensa_opcode_encode_fn Opcode_wsr_eps4_encode_fns[] = {
8075 static xtensa_opcode_encode_fn Opcode_xsr_eps4_encode_fns[] = {
8079 static xtensa_opcode_encode_fn Opcode_rsr_eps5_encode_fns[] = {
8083 static xtensa_opcode_encode_fn Opcode_wsr_eps5_encode_fns[] = {
8087 static xtensa_opcode_encode_fn Opcode_xsr_eps5_encode_fns[] = {
8091 static xtensa_opcode_encode_fn Opcode_rsr_eps6_encode_fns[] = {
8095 static xtensa_opcode_encode_fn Opcode_wsr_eps6_encode_fns[] = {
8099 static xtensa_opcode_encode_fn Opcode_xsr_eps6_encode_fns[] = {
8103 static xtensa_opcode_encode_fn Opcode_rsr_eps7_encode_fns[] = {
8107 static xtensa_opcode_encode_fn Opcode_wsr_eps7_encode_fns[] = {
8111 static xtensa_opcode_encode_fn Opcode_xsr_eps7_encode_fns[] = {
8115 static xtensa_opcode_encode_fn Opcode_rsr_excvaddr_encode_fns[] = {
8119 static xtensa_opcode_encode_fn Opcode_wsr_excvaddr_encode_fns[] = {
8123 static xtensa_opcode_encode_fn Opcode_xsr_excvaddr_encode_fns[] = {
8127 static xtensa_opcode_encode_fn Opcode_rsr_depc_encode_fns[] = {
8131 static xtensa_opcode_encode_fn Opcode_wsr_depc_encode_fns[] = {
8135 static xtensa_opcode_encode_fn Opcode_xsr_depc_encode_fns[] = {
8139 static xtensa_opcode_encode_fn Opcode_rsr_exccause_encode_fns[] = {
8143 static xtensa_opcode_encode_fn Opcode_wsr_exccause_encode_fns[] = {
8147 static xtensa_opcode_encode_fn Opcode_xsr_exccause_encode_fns[] = {
8151 static xtensa_opcode_encode_fn Opcode_rsr_misc0_encode_fns[] = {
8155 static xtensa_opcode_encode_fn Opcode_wsr_misc0_encode_fns[] = {
8159 static xtensa_opcode_encode_fn Opcode_xsr_misc0_encode_fns[] = {
8163 static xtensa_opcode_encode_fn Opcode_rsr_misc1_encode_fns[] = {
8167 static xtensa_opcode_encode_fn Opcode_wsr_misc1_encode_fns[] = {
8171 static xtensa_opcode_encode_fn Opcode_xsr_misc1_encode_fns[] = {
8175 static xtensa_opcode_encode_fn Opcode_rsr_prid_encode_fns[] = {
8179 static xtensa_opcode_encode_fn Opcode_rsr_vecbase_encode_fns[] = {
8183 static xtensa_opcode_encode_fn Opcode_wsr_vecbase_encode_fns[] = {
8187 static xtensa_opcode_encode_fn Opcode_xsr_vecbase_encode_fns[] = {
8191 static xtensa_opcode_encode_fn Opcode_salt_encode_fns[] = {
8195 static xtensa_opcode_encode_fn Opcode_saltu_encode_fns[] = {
8199 static xtensa_opcode_encode_fn Opcode_mul16u_encode_fns[] = {
8203 static xtensa_opcode_encode_fn Opcode_mul16s_encode_fns[] = {
8207 static xtensa_opcode_encode_fn Opcode_mull_encode_fns[] = {
8211 static xtensa_opcode_encode_fn Opcode_rfi_encode_fns[] = {
8215 static xtensa_opcode_encode_fn Opcode_waiti_encode_fns[] = {
8219 static xtensa_opcode_encode_fn Opcode_rsr_interrupt_encode_fns[] = {
8223 static xtensa_opcode_encode_fn Opcode_wsr_intset_encode_fns[] = {
8227 static xtensa_opcode_encode_fn Opcode_wsr_intclear_encode_fns[] = {
8231 static xtensa_opcode_encode_fn Opcode_rsr_intenable_encode_fns[] = {
8235 static xtensa_opcode_encode_fn Opcode_wsr_intenable_encode_fns[] = {
8239 static xtensa_opcode_encode_fn Opcode_xsr_intenable_encode_fns[] = {
8243 static xtensa_opcode_encode_fn Opcode_break_encode_fns[] = {
8247 static xtensa_opcode_encode_fn Opcode_break_n_encode_fns[] = {
8251 static xtensa_opcode_encode_fn Opcode_rsr_dbreaka0_encode_fns[] = {
8255 static xtensa_opcode_encode_fn Opcode_wsr_dbreaka0_encode_fns[] = {
8259 static xtensa_opcode_encode_fn Opcode_xsr_dbreaka0_encode_fns[] = {
8263 static xtensa_opcode_encode_fn Opcode_rsr_dbreakc0_encode_fns[] = {
8267 static xtensa_opcode_encode_fn Opcode_wsr_dbreakc0_encode_fns[] = {
8271 static xtensa_opcode_encode_fn Opcode_xsr_dbreakc0_encode_fns[] = {
8275 static xtensa_opcode_encode_fn Opcode_rsr_dbreaka1_encode_fns[] = {
8279 static xtensa_opcode_encode_fn Opcode_wsr_dbreaka1_encode_fns[] = {
8283 static xtensa_opcode_encode_fn Opcode_xsr_dbreaka1_encode_fns[] = {
8287 static xtensa_opcode_encode_fn Opcode_rsr_dbreakc1_encode_fns[] = {
8291 static xtensa_opcode_encode_fn Opcode_wsr_dbreakc1_encode_fns[] = {
8295 static xtensa_opcode_encode_fn Opcode_xsr_dbreakc1_encode_fns[] = {
8299 static xtensa_opcode_encode_fn Opcode_rsr_ibreaka0_encode_fns[] = {
8303 static xtensa_opcode_encode_fn Opcode_wsr_ibreaka0_encode_fns[] = {
8307 static xtensa_opcode_encode_fn Opcode_xsr_ibreaka0_encode_fns[] = {
8311 static xtensa_opcode_encode_fn Opcode_rsr_ibreaka1_encode_fns[] = {
8315 static xtensa_opcode_encode_fn Opcode_wsr_ibreaka1_encode_fns[] = {
8319 static xtensa_opcode_encode_fn Opcode_xsr_ibreaka1_encode_fns[] = {
8323 static xtensa_opcode_encode_fn Opcode_rsr_ibreakenable_encode_fns[] = {
8327 static xtensa_opcode_encode_fn Opcode_wsr_ibreakenable_encode_fns[] = {
8331 static xtensa_opcode_encode_fn Opcode_xsr_ibreakenable_encode_fns[] = {
8335 static xtensa_opcode_encode_fn Opcode_rsr_debugcause_encode_fns[] = {
8339 static xtensa_opcode_encode_fn Opcode_wsr_debugcause_encode_fns[] = {
8343 static xtensa_opcode_encode_fn Opcode_xsr_debugcause_encode_fns[] = {
8347 static xtensa_opcode_encode_fn Opcode_rsr_icount_encode_fns[] = {
8351 static xtensa_opcode_encode_fn Opcode_wsr_icount_encode_fns[] = {
8355 static xtensa_opcode_encode_fn Opcode_xsr_icount_encode_fns[] = {
8359 static xtensa_opcode_encode_fn Opcode_rsr_icountlevel_encode_fns[] = {
8363 static xtensa_opcode_encode_fn Opcode_wsr_icountlevel_encode_fns[] = {
8367 static xtensa_opcode_encode_fn Opcode_xsr_icountlevel_encode_fns[] = {
8371 static xtensa_opcode_encode_fn Opcode_rsr_ddr_encode_fns[] = {
8375 static xtensa_opcode_encode_fn Opcode_wsr_ddr_encode_fns[] = {
8379 static xtensa_opcode_encode_fn Opcode_xsr_ddr_encode_fns[] = {
8383 static xtensa_opcode_encode_fn Opcode_lddr32_p_encode_fns[] = {
8387 static xtensa_opcode_encode_fn Opcode_sddr32_p_encode_fns[] = {
8391 static xtensa_opcode_encode_fn Opcode_rfdo_encode_fns[] = {
8395 static xtensa_opcode_encode_fn Opcode_rfdd_encode_fns[] = {
8399 static xtensa_opcode_encode_fn Opcode_wsr_mmid_encode_fns[] = {
8403 static xtensa_opcode_encode_fn Opcode_rsr_ccount_encode_fns[] = {
8407 static xtensa_opcode_encode_fn Opcode_wsr_ccount_encode_fns[] = {
8411 static xtensa_opcode_encode_fn Opcode_xsr_ccount_encode_fns[] = {
8415 static xtensa_opcode_encode_fn Opcode_rsr_ccompare0_encode_fns[] = {
8419 static xtensa_opcode_encode_fn Opcode_wsr_ccompare0_encode_fns[] = {
8423 static xtensa_opcode_encode_fn Opcode_xsr_ccompare0_encode_fns[] = {
8427 static xtensa_opcode_encode_fn Opcode_rsr_ccompare1_encode_fns[] = {
8431 static xtensa_opcode_encode_fn Opcode_wsr_ccompare1_encode_fns[] = {
8435 static xtensa_opcode_encode_fn Opcode_xsr_ccompare1_encode_fns[] = {
8439 static xtensa_opcode_encode_fn Opcode_rsr_ccompare2_encode_fns[] = {
8443 static xtensa_opcode_encode_fn Opcode_wsr_ccompare2_encode_fns[] = {
8447 static xtensa_opcode_encode_fn Opcode_xsr_ccompare2_encode_fns[] = {
8451 static xtensa_opcode_encode_fn Opcode_idtlb_encode_fns[] = {
8455 static xtensa_opcode_encode_fn Opcode_pdtlb_encode_fns[] = {
8459 static xtensa_opcode_encode_fn Opcode_rdtlb0_encode_fns[] = {
8463 static xtensa_opcode_encode_fn Opcode_rdtlb1_encode_fns[] = {
8467 static xtensa_opcode_encode_fn Opcode_wdtlb_encode_fns[] = {
8471 static xtensa_opcode_encode_fn Opcode_iitlb_encode_fns[] = {
8475 static xtensa_opcode_encode_fn Opcode_pitlb_encode_fns[] = {
8479 static xtensa_opcode_encode_fn Opcode_ritlb0_encode_fns[] = {
8483 static xtensa_opcode_encode_fn Opcode_ritlb1_encode_fns[] = {
8487 static xtensa_opcode_encode_fn Opcode_witlb_encode_fns[] = {
8491 static xtensa_opcode_encode_fn Opcode_min_encode_fns[] = {
8495 static xtensa_opcode_encode_fn Opcode_max_encode_fns[] = {
8499 static xtensa_opcode_encode_fn Opcode_minu_encode_fns[] = {
8503 static xtensa_opcode_encode_fn Opcode_maxu_encode_fns[] = {
8507 static xtensa_opcode_encode_fn Opcode_nsa_encode_fns[] = {
8511 static xtensa_opcode_encode_fn Opcode_nsau_encode_fns[] = {
8515 static xtensa_opcode_encode_fn Opcode_sext_encode_fns[] = {
8519 static xtensa_opcode_encode_fn Opcode_l32ai_encode_fns[] = {
8523 static xtensa_opcode_encode_fn Opcode_s32ri_encode_fns[] = {
8527 static xtensa_opcode_encode_fn Opcode_s32c1i_encode_fns[] = {
8531 static xtensa_opcode_encode_fn Opcode_rsr_scompare1_encode_fns[] = {
8535 static xtensa_opcode_encode_fn Opcode_wsr_scompare1_encode_fns[] = {
8539 static xtensa_opcode_encode_fn Opcode_xsr_scompare1_encode_fns[] = {
8543 static xtensa_opcode_encode_fn Opcode_rsr_atomctl_encode_fns[] = {
8547 static xtensa_opcode_encode_fn Opcode_wsr_atomctl_encode_fns[] = {
8551 static xtensa_opcode_encode_fn Opcode_xsr_atomctl_encode_fns[] = {
8555 static xtensa_opcode_encode_fn Opcode_quou_encode_fns[] = {
8559 static xtensa_opcode_encode_fn Opcode_quos_encode_fns[] = {
8563 static xtensa_opcode_encode_fn Opcode_remu_encode_fns[] = {
8567 static xtensa_opcode_encode_fn Opcode_rems_encode_fns[] = {
8571 static xtensa_opcode_encode_fn Opcode_rsr_eraccess_encode_fns[] = {
8575 static xtensa_opcode_encode_fn Opcode_wsr_eraccess_encode_fns[] = {
8579 static xtensa_opcode_encode_fn Opcode_xsr_eraccess_encode_fns[] = {
8583 static xtensa_opcode_encode_fn Opcode_rer_encode_fns[] = {
8587 static xtensa_opcode_encode_fn Opcode_wer_encode_fns[] = {
8591 static xtensa_opcode_encode_fn Opcode_rur_expstate_encode_fns[] = {
8595 static xtensa_opcode_encode_fn Opcode_wur_expstate_encode_fns[] = {
8599 static xtensa_opcode_encode_fn Opcode_read_impwire_encode_fns[] = {
8603 static xtensa_opcode_encode_fn Opcode_setb_expstate_encode_fns[] = {
8607 static xtensa_opcode_encode_fn Opcode_clrb_expstate_encode_fns[] = {
8611 static xtensa_opcode_encode_fn Opcode_wrmsk_expstate_encode_fns[] = {
8621 static xtensa_opcode_internal opcodes[] = {
9898 static int
10642 static int
10680 static int
10697 static void
10704 static void
10711 static void
10718 static void
10725 static void
10732 static void
10739 static xtensa_get_field_fn
10786 static xtensa_set_field_fn
10833 static xtensa_get_field_fn
10880 static xtensa_set_field_fn
10927 static xtensa_get_field_fn
10974 static xtensa_set_field_fn
11021 static xtensa_slot_internal slots[] = {
11039 static void
11045 static void
11051 static void
11057 static int Format_x24_slots[] = { 0 };
11059 static int Format_x16a_slots[] = { 1 };
11061 static int Format_x16b_slots[] = { 2 };
11063 static xtensa_format_internal formats[] = {
11070 static int
11082 static int length_table[256] = {
11341 static int