Home
last modified time | relevance | path

Searched defs:BIFC_PERF_CNTL_0__PERF_CNT_MMIO_WR_RESET__SHIFT (Results 1 – 3 of 3) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/nbif/
H A Dnbif_6_1_sh_mask.h4495 #define BIFC_PERF_CNTL_0__PERF_CNT_MMIO_WR_RESET__SHIFT … macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_0_sh_mask.h36243 #define BIFC_PERF_CNTL_0__PERF_CNT_MMIO_WR_RESET__SHIFT … macro
H A Dnbio_6_1_sh_mask.h22140 #define BIFC_PERF_CNTL_0__PERF_CNT_MMIO_WR_RESET__SHIFT … macro