Home
last modified time | relevance | path

Searched defs:BaseAddr (Results 1 – 25 of 519) sorted by relevance

12345678910>>...21

/dports/sysutils/uefi-edk2-bhyve-csm/uefi-edk2-aa8d718/Vlv2DeviceRefCodePkg/ValleyView2Soc/SouthCluster/Include/
H A DPchCommonDefinitions.h37 #define PchMmio32(BaseAddr, Register) *PchMmio32Ptr (BaseAddr, Register) argument
39 #define PchMmio32Or(BaseAddr, Register, OrData) \ argument
43 #define PchMmio32And(BaseAddr, Register, AndData) \ argument
47 #define PchMmio32AndThenOr(BaseAddr, Register, AndData, OrData) \ argument
58 #define PchMmio16Or(BaseAddr, Register, OrData) \ argument
62 #define PchMmio16And(BaseAddr, Register, AndData) \ argument
66 #define PchMmio16AndThenOr(BaseAddr, Register, AndData, OrData) \ argument
75 #define PchMmio8(BaseAddr, Register) *PchMmio8Ptr (BaseAddr, Register) argument
77 #define PchMmio8Or(BaseAddr, Register, OrData) \ argument
81 #define PchMmio8And(BaseAddr, Register, AndData) \ argument
[all …]
/dports/sysutils/edk2/edk2-platforms-89f6170d/Silicon/Intel/Vlv2DeviceRefCodePkg/ValleyView2Soc/SouthCluster/Include/
H A DPchCommonDefinitions.h31 #define PchMmio32(BaseAddr, Register) *PchMmio32Ptr (BaseAddr, Register) argument
33 #define PchMmio32Or(BaseAddr, Register, OrData) \ argument
37 #define PchMmio32And(BaseAddr, Register, AndData) \ argument
41 #define PchMmio32AndThenOr(BaseAddr, Register, AndData, OrData) \ argument
52 #define PchMmio16Or(BaseAddr, Register, OrData) \ argument
56 #define PchMmio16And(BaseAddr, Register, AndData) \ argument
60 #define PchMmio16AndThenOr(BaseAddr, Register, AndData, OrData) \ argument
69 #define PchMmio8(BaseAddr, Register) *PchMmio8Ptr (BaseAddr, Register) argument
71 #define PchMmio8Or(BaseAddr, Register, OrData) \ argument
75 #define PchMmio8And(BaseAddr, Register, AndData) \ argument
[all …]
/dports/sysutils/edk2/edk2-platforms-89f6170d/Silicon/Intel/QuarkSocPkg/QuarkSouthCluster/Include/
H A DIohCommonDefinitions.h102 #define IohMmioAddress( BaseAddr, Register ) \ argument
110 #define IohMmio64Ptr( BaseAddr, Register ) \ argument
113 #define IohMmio64( BaseAddr, Register ) \ argument
116 #define IohMmio64Or( BaseAddr, Register, OrData ) \ argument
142 #define IohMmio32Ptr( BaseAddr, Register ) \ argument
145 #define IohMmio32( BaseAddr, Register ) \ argument
174 #define IohMmio16Ptr( BaseAddr, Register ) \ argument
177 #define IohMmio16( BaseAddr, Register ) \ argument
205 #define IohMmio8Ptr( BaseAddr, Register ) \ argument
208 #define IohMmio8( BaseAddr, Register ) \ argument
[all …]
/dports/sysutils/edk2/edk2-platforms-89f6170d/Silicon/Intel/QuarkSocPkg/QuarkNorthCluster/Include/
H A DQNCCommonDefinitions.h102 #define QNCMmioAddress( BaseAddr, Register ) \ argument
110 #define QNCMmio64Ptr( BaseAddr, Register ) \ argument
113 #define QNCMmio64( BaseAddr, Register ) \ argument
116 #define QNCMmio64Or( BaseAddr, Register, OrData ) \ argument
142 #define QNCMmio32Ptr( BaseAddr, Register ) \ argument
145 #define QNCMmio32( BaseAddr, Register ) \ argument
174 #define QNCMmio16Ptr( BaseAddr, Register ) \ argument
177 #define QNCMmio16( BaseAddr, Register ) \ argument
205 #define QNCMmio8Ptr( BaseAddr, Register ) \ argument
208 #define QNCMmio8( BaseAddr, Register ) \ argument
[all …]
/dports/sysutils/uefi-edk2-bhyve-csm/uefi-edk2-aa8d718/Vlv2DeviceRefCodePkg/ValleyView2Soc/NorthCluster/Include/
H A DVlvAccess.h36 #define MmioAddress( BaseAddr, Register ) \ argument
46 #define Mmio32Ptr( BaseAddr, Register ) \ argument
49 #define Mmio32( BaseAddr, Register ) \ argument
52 #define Mmio32Or( BaseAddr, Register, OrData ) \ argument
59 #define Mmio32And( BaseAddr, Register, AndData ) \ argument
79 #define Mmio16Ptr( BaseAddr, Register ) \ argument
82 #define Mmio16( BaseAddr, Register ) \ argument
85 #define Mmio16Or( BaseAddr, Register, OrData ) \ argument
112 #define Mmio8Ptr( BaseAddr, Register ) \ argument
115 #define Mmio8( BaseAddr, Register ) \ argument
[all …]
/dports/sysutils/edk2/edk2-platforms-89f6170d/Silicon/Intel/Vlv2DeviceRefCodePkg/ValleyView2Soc/NorthCluster/Include/
H A DVlvAccess.h30 #define MmioAddress( BaseAddr, Register ) \ argument
40 #define Mmio32Ptr( BaseAddr, Register ) \ argument
43 #define Mmio32( BaseAddr, Register ) \ argument
46 #define Mmio32Or( BaseAddr, Register, OrData ) \ argument
53 #define Mmio32And( BaseAddr, Register, AndData ) \ argument
73 #define Mmio16Ptr( BaseAddr, Register ) \ argument
76 #define Mmio16( BaseAddr, Register ) \ argument
79 #define Mmio16Or( BaseAddr, Register, OrData ) \ argument
106 #define Mmio8Ptr( BaseAddr, Register ) \ argument
109 #define Mmio8( BaseAddr, Register ) \ argument
[all …]
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/scsi/pcmcia/
H A Dnsp_io.h47 static inline unsigned char nsp_index_read(unsigned int BaseAddr, in nsp_index_read()
54 static inline void nsp_index_write(unsigned int BaseAddr, in nsp_index_write()
67 static inline void nsp_multi_read_1(unsigned int BaseAddr, in nsp_multi_read_1()
86 static inline void nsp_multi_read_2(unsigned int BaseAddr, in nsp_multi_read_2()
105 static inline void nsp_multi_read_4(unsigned int BaseAddr, in nsp_multi_read_4()
124 static inline void nsp_multi_write_1(unsigned int BaseAddr, in nsp_multi_write_1()
142 static inline void nsp_multi_write_2(unsigned int BaseAddr, in nsp_multi_write_2()
160 static inline void nsp_multi_write_4(unsigned int BaseAddr, in nsp_multi_write_4()
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/scsi/pcmcia/
H A Dnsp_io.h47 static inline unsigned char nsp_index_read(unsigned int BaseAddr, in nsp_index_read()
54 static inline void nsp_index_write(unsigned int BaseAddr, in nsp_index_write()
67 static inline void nsp_multi_read_1(unsigned int BaseAddr, in nsp_multi_read_1()
86 static inline void nsp_multi_read_2(unsigned int BaseAddr, in nsp_multi_read_2()
105 static inline void nsp_multi_read_4(unsigned int BaseAddr, in nsp_multi_read_4()
124 static inline void nsp_multi_write_1(unsigned int BaseAddr, in nsp_multi_write_1()
142 static inline void nsp_multi_write_2(unsigned int BaseAddr, in nsp_multi_write_2()
160 static inline void nsp_multi_write_4(unsigned int BaseAddr, in nsp_multi_write_4()
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/scsi/pcmcia/
H A Dnsp_io.h47 static inline unsigned char nsp_index_read(unsigned int BaseAddr, in nsp_index_read()
54 static inline void nsp_index_write(unsigned int BaseAddr, in nsp_index_write()
67 static inline void nsp_multi_read_1(unsigned int BaseAddr, in nsp_multi_read_1()
86 static inline void nsp_multi_read_2(unsigned int BaseAddr, in nsp_multi_read_2()
105 static inline void nsp_multi_read_4(unsigned int BaseAddr, in nsp_multi_read_4()
124 static inline void nsp_multi_write_1(unsigned int BaseAddr, in nsp_multi_write_1()
142 static inline void nsp_multi_write_2(unsigned int BaseAddr, in nsp_multi_write_2()
160 static inline void nsp_multi_write_4(unsigned int BaseAddr, in nsp_multi_write_4()
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/DebugInfo/GSYM/
H A DInlineInfo.cpp109 uint64_t BaseAddr, uint64_t Addr, SourceLocations &SrcLocs, in lookup()
160 uint64_t BaseAddr, uint64_t Addr, in lookup()
180 uint64_t BaseAddr) { in decode()
223 uint64_t BaseAddr) { in decode()
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/DebugInfo/GSYM/
H A DInlineInfo.cpp109 uint64_t BaseAddr, uint64_t Addr, SourceLocations &SrcLocs, in lookup()
160 uint64_t BaseAddr, uint64_t Addr, in lookup()
180 uint64_t BaseAddr) { in decode()
223 uint64_t BaseAddr) { in decode()
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/DebugInfo/GSYM/
H A DInlineInfo.cpp109 uint64_t BaseAddr, uint64_t Addr, SourceLocations &SrcLocs, in lookup()
160 uint64_t BaseAddr, uint64_t Addr, in lookup()
180 uint64_t BaseAddr) { in decode()
223 uint64_t BaseAddr) { in decode()
/dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/DebugInfo/GSYM/
H A DInlineInfo.cpp109 uint64_t BaseAddr, uint64_t Addr, SourceLocations &SrcLocs, in lookup()
160 uint64_t BaseAddr, uint64_t Addr, in lookup()
180 uint64_t BaseAddr) { in decode()
223 uint64_t BaseAddr) { in decode()
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/DebugInfo/GSYM/
H A DInlineInfo.cpp109 uint64_t BaseAddr, uint64_t Addr, SourceLocations &SrcLocs, in lookup()
160 uint64_t BaseAddr, uint64_t Addr, in lookup()
180 uint64_t BaseAddr) { in decode()
223 uint64_t BaseAddr) { in decode()
/dports/devel/llvm10/llvm-10.0.1.src/lib/DebugInfo/GSYM/
H A DInlineInfo.cpp109 uint64_t BaseAddr, uint64_t Addr, SourceLocations &SrcLocs, in lookup()
156 uint64_t BaseAddr, uint64_t Addr, in lookup()
176 uint64_t BaseAddr) { in decode()
219 uint64_t BaseAddr) { in decode()
/dports/devel/llvm11/llvm-11.0.1.src/lib/DebugInfo/GSYM/
H A DInlineInfo.cpp109 uint64_t BaseAddr, uint64_t Addr, SourceLocations &SrcLocs, in lookup()
160 uint64_t BaseAddr, uint64_t Addr, in lookup()
180 uint64_t BaseAddr) { in decode()
223 uint64_t BaseAddr) { in decode()
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/swiftshader/third_party/llvm-10.0/llvm/lib/DebugInfo/GSYM/
H A DInlineInfo.cpp109 uint64_t BaseAddr, uint64_t Addr, SourceLocations &SrcLocs, in lookup()
156 uint64_t BaseAddr, uint64_t Addr, in lookup()
176 uint64_t BaseAddr) { in decode()
219 uint64_t BaseAddr) { in decode()
/dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/lib/DebugInfo/GSYM/
H A DInlineInfo.cpp109 uint64_t BaseAddr, uint64_t Addr, SourceLocations &SrcLocs, in lookup()
160 uint64_t BaseAddr, uint64_t Addr, in lookup()
180 uint64_t BaseAddr) { in decode()
223 uint64_t BaseAddr) { in decode()
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/lib/DebugInfo/GSYM/
H A DInlineInfo.cpp109 uint64_t BaseAddr, uint64_t Addr, SourceLocations &SrcLocs, in lookup()
160 uint64_t BaseAddr, uint64_t Addr, in lookup()
180 uint64_t BaseAddr) { in decode()
223 uint64_t BaseAddr) { in decode()
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/lib/DebugInfo/GSYM/
H A DInlineInfo.cpp109 uint64_t BaseAddr, uint64_t Addr, SourceLocations &SrcLocs, in lookup()
160 uint64_t BaseAddr, uint64_t Addr, in lookup()
180 uint64_t BaseAddr) { in decode()
223 uint64_t BaseAddr) { in decode()
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/lib/DebugInfo/GSYM/
H A DInlineInfo.cpp109 uint64_t BaseAddr, uint64_t Addr, SourceLocations &SrcLocs, in lookup()
156 uint64_t BaseAddr, uint64_t Addr, in lookup()
176 uint64_t BaseAddr) { in decode()
219 uint64_t BaseAddr) { in decode()
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/lib/DebugInfo/GSYM/
H A DInlineInfo.cpp109 uint64_t BaseAddr, uint64_t Addr, SourceLocations &SrcLocs, in lookup()
160 uint64_t BaseAddr, uint64_t Addr, in lookup()
180 uint64_t BaseAddr) { in decode()
223 uint64_t BaseAddr) { in decode()
/dports/devel/llvm10/llvm-10.0.1.src/unittests/DebugInfo/GSYM/
H A DGSYMTest.cpp182 const uint64_t BaseAddr = 0x100; in TEST() local
499 const uint64_t BaseAddr = 0x100; in TEST() local
744 const uint64_t BaseAddr = 0x1000; in TEST() local
784 const uint64_t BaseAddr = 0x1000; in TEST() local
805 const uint64_t BaseAddr = LT[0].Addr; in TestLineTableHelper() local
896 const uint64_t BaseAddr = 0x100; in TEST() local
926 const uint64_t BaseAddr = 0x1000; in TEST() local
1154 constexpr uint64_t BaseAddr = 0x1000; in TEST() local
1180 constexpr uint64_t BaseAddr = 0x1000; in TEST() local
1206 constexpr uint64_t BaseAddr = 0x1000; in TEST() local
[all …]
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/unittests/DebugInfo/GSYM/
H A DGSYMTest.cpp182 const uint64_t BaseAddr = 0x100; in TEST() local
499 const uint64_t BaseAddr = 0x100; in TEST() local
744 const uint64_t BaseAddr = 0x1000; in TEST() local
784 const uint64_t BaseAddr = 0x1000; in TEST() local
805 const uint64_t BaseAddr = LT[0].Addr; in TestLineTableHelper() local
896 const uint64_t BaseAddr = 0x100; in TEST() local
926 const uint64_t BaseAddr = 0x1000; in TEST() local
1154 constexpr uint64_t BaseAddr = 0x1000; in TEST() local
1180 constexpr uint64_t BaseAddr = 0x1000; in TEST() local
1206 constexpr uint64_t BaseAddr = 0x1000; in TEST() local
[all …]
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/DebugInfo/DWARF/
H A DDWARFDebugRnglists.cpp116 llvm::Optional<object::SectionedAddress> BaseAddr, DWARFUnit &U) const { in getAbsoluteRanges()
123 Optional<object::SectionedAddress> BaseAddr, in getAbsoluteRanges()

12345678910>>...21