Home
last modified time | relevance | path

Searched defs:CVMX_MIO_RST_CTLX (Results 1 – 25 of 59) sorted by relevance

123

/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-defs.h12 #define CVMX_MIO_RST_CTLX(offset) (0x0001180000001618ull + ((offset) & 1)) macro
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-defs.h12 #define CVMX_MIO_RST_CTLX(offset) (0x0001180000001618ull + ((offset) & 1)) macro
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-defs.h12 #define CVMX_MIO_RST_CTLX(offset) (0x0001180000001618ull + ((offset) & 1)) macro
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-defs.h12 #define CVMX_MIO_RST_CTLX(offset) (0x0001180000001618ull + ((offset) & 1)) macro
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-defs.h12 #define CVMX_MIO_RST_CTLX(offset) (0x0001180000001618ull + ((offset) & 1)) macro
/dports/sysutils/u-boot-sopine/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-defs.h12 #define CVMX_MIO_RST_CTLX(offset) (0x0001180000001618ull + ((offset) & 1)) macro
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-defs.h12 #define CVMX_MIO_RST_CTLX(offset) (0x0001180000001618ull + ((offset) & 1)) macro
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-defs.h12 #define CVMX_MIO_RST_CTLX(offset) (0x0001180000001618ull + ((offset) & 1)) macro
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-defs.h12 #define CVMX_MIO_RST_CTLX(offset) (0x0001180000001618ull + ((offset) & 1)) macro
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-defs.h12 #define CVMX_MIO_RST_CTLX(offset) (0x0001180000001618ull + ((offset) & 1)) macro
/dports/sysutils/u-boot-nanopi-neo/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-defs.h12 #define CVMX_MIO_RST_CTLX(offset) (0x0001180000001618ull + ((offset) & 1)) macro
/dports/sysutils/u-boot-nanopi-neo-air/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-defs.h12 #define CVMX_MIO_RST_CTLX(offset) (0x0001180000001618ull + ((offset) & 1)) macro
/dports/sysutils/u-boot-chip/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-defs.h12 #define CVMX_MIO_RST_CTLX(offset) (0x0001180000001618ull + ((offset) & 1)) macro
/dports/sysutils/u-boot-wandboard/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-defs.h12 #define CVMX_MIO_RST_CTLX(offset) (0x0001180000001618ull + ((offset) & 1)) macro
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-defs.h12 #define CVMX_MIO_RST_CTLX(offset) (0x0001180000001618ull + ((offset) & 1)) macro
/dports/sysutils/u-boot-clearfog/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-defs.h12 #define CVMX_MIO_RST_CTLX(offset) (0x0001180000001618ull + ((offset) & 1)) macro
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-defs.h12 #define CVMX_MIO_RST_CTLX(offset) (0x0001180000001618ull + ((offset) & 1)) macro
/dports/sysutils/u-boot-pandaboard/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-defs.h12 #define CVMX_MIO_RST_CTLX(offset) (0x0001180000001618ull + ((offset) & 1)) macro
/dports/sysutils/u-boot-orangepi-zero/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-defs.h12 #define CVMX_MIO_RST_CTLX(offset) (0x0001180000001618ull + ((offset) & 1)) macro
/dports/sysutils/u-boot-orangepi-zero-plus/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-defs.h12 #define CVMX_MIO_RST_CTLX(offset) (0x0001180000001618ull + ((offset) & 1)) macro
/dports/sysutils/u-boot-pcduino3/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-defs.h12 #define CVMX_MIO_RST_CTLX(offset) (0x0001180000001618ull + ((offset) & 1)) macro
/dports/sysutils/u-boot-pine-h64/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-emm-defs.h14 static inline u64 MIO_EMM_DMA_FIFO_ADR(void)
/dports/sysutils/u-boot-pine64/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-defs.h12 #define CVMX_MIO_RST_CTLX(offset) (0x0001180000001618ull + ((offset) & 1)) macro
/dports/sysutils/u-boot-pine64-lts/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-defs.h12 #define CVMX_MIO_RST_CTLX(offset) (0x0001180000001618ull + ((offset) & 1)) macro
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/arch/mips/mach-octeon/include/mach/
H A Dcvmx-mio-defs.h12 #define CVMX_MIO_RST_CTLX(offset) (0x0001180000001618ull + ((offset) & 1)) macro

123