Home
last modified time | relevance | path

Searched defs:DRAM_DCR_BUS_WIDTH_16BIT (Results 26 – 50 of 62) sorted by relevance

123

/dports/sysutils/u-boot-pine64-lts/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h122 #define DRAM_DCR_BUS_WIDTH_16BIT 0x1 macro
/dports/sysutils/u-boot-pine-h64/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h122 #define DRAM_DCR_BUS_WIDTH_16BIT 0x1 macro
/dports/sysutils/u-boot-pcduino3/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h122 #define DRAM_DCR_BUS_WIDTH_16BIT 0x1 macro
/dports/sysutils/u-boot-pine64/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun50i_h6.h122 u32 dbgcmd; /* 0x30c unused */
/dports/sysutils/u-boot-pinebookpro/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h122 #define DRAM_DCR_BUS_WIDTH_16BIT 0x1 macro
/dports/sysutils/u-boot-pinebook/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h122 #define DRAM_DCR_BUS_WIDTH_16BIT 0x1 macro
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h122 #define DRAM_DCR_BUS_WIDTH_16BIT 0x1 macro
/dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h122 #define DRAM_DCR_BUS_WIDTH_16BIT 0x1 macro
/dports/emulators/qemu/qemu-6.2.0/roms/u-boot/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h122 #define DRAM_DCR_BUS_WIDTH_16BIT 0x1 macro
/dports/sysutils/u-boot-orangepi-pc2/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h122 #define DRAM_DCR_BUS_WIDTH_16BIT 0x1 macro
/dports/sysutils/u-boot-orangepi-plus-2e/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h122 #define DRAM_DCR_BUS_WIDTH_16BIT 0x1 macro
/dports/sysutils/u-boot-orangepi-r1/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h122 #define DRAM_DCR_BUS_WIDTH_16BIT 0x1 macro
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h122 #define DRAM_DCR_BUS_WIDTH_16BIT 0x1 macro
/dports/sysutils/u-boot-orangepi-one/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h122 #define DRAM_DCR_BUS_WIDTH_16BIT 0x1 macro
/dports/sysutils/u-boot-orangepi-pc/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h122 #define DRAM_DCR_BUS_WIDTH_16BIT 0x1 macro
/dports/sysutils/u-boot-orangepi-pc-plus/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h122 #define DRAM_DCR_BUS_WIDTH_16BIT 0x1 macro
/dports/sysutils/u-boot-utilite/u-boot-2015.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h123 #define DRAM_DCR_BUS_WIDTH_16BIT 0x1 macro
/dports/sysutils/u-boot-beaglebone/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h122 #define DRAM_DCR_BUS_WIDTH_16BIT 0x1 macro
/dports/sysutils/u-boot-bananapim2/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h122 #define DRAM_DCR_BUS_WIDTH_16BIT 0x1 macro
/dports/sysutils/u-boot-tools/u-boot-2020.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h122 #define DRAM_DCR_BUS_WIDTH_16BIT 0x1 macro
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h122 #define DRAM_DCR_BUS_WIDTH_16BIT 0x1 macro
/dports/sysutils/u-boot-wandboard/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h122 #define DRAM_DCR_BUS_WIDTH_16BIT 0x1 macro
/dports/sysutils/u-boot-chip/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h122 #define DRAM_DCR_BUS_WIDTH_16BIT 0x1 macro
/dports/sysutils/u-boot-rock64/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h122 #define DRAM_DCR_BUS_WIDTH_16BIT 0x1 macro
/dports/sysutils/u-boot-sifive-fu540/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h122 #define DRAM_DCR_BUS_WIDTH_16BIT 0x1 macro

123