Home
last modified time | relevance | path

Searched defs:GICR_ISENABLER0 (Results 1 – 17 of 17) sorted by relevance

/dports/emulators/qemu42/qemu-4.2.1/hw/intc/
H A Dgicv3_internal.h94 #define GICR_ISENABLER0 (GICR_SGI_OFFSET + 0x0100) macro
/dports/emulators/qemu60/qemu-6.0.0/hw/intc/
H A Dgicv3_internal.h94 #define GICR_ISENABLER0 (GICR_SGI_OFFSET + 0x0100) macro
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/hw/intc/
H A Dgicv3_internal.h94 #define GICR_ISENABLER0 (GICR_SGI_OFFSET + 0x0100) macro
/dports/emulators/qemu5/qemu-5.2.0/hw/intc/
H A Dgicv3_internal.h94 #define GICR_ISENABLER0 (GICR_SGI_OFFSET + 0x0100) macro
/dports/emulators/qemu-utils/qemu-4.2.1/hw/intc/
H A Dgicv3_internal.h94 #define GICR_ISENABLER0 (GICR_SGI_OFFSET + 0x0100) macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/hw/intc/
H A Dgicv3_internal.h94 #define GICR_ISENABLER0 (GICR_SGI_OFFSET + 0x0100) macro
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/hw/intc/
H A Dgicv3_internal.h94 #define GICR_ISENABLER0 (GICR_SGI_OFFSET + 0x0100) macro
/dports/emulators/qemu/qemu-6.2.0/hw/intc/
H A Dgicv3_internal.h100 #define GICR_ISENABLER0 (GICR_SGI_OFFSET + 0x0100) macro
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/hw/intc/
H A Dgicv3_internal.h100 #define GICR_ISENABLER0 (GICR_SGI_OFFSET + 0x0100) macro
/dports/sysutils/atf-sun50i_h6/arm-trusted-firmware-2.5/include/drivers/arm/
H A Dgicv3.h170 #define GICR_ISENABLER0 (GICR_SGIBASE_OFFSET + U(0x100)) macro
/dports/sysutils/atf-rk3399/arm-trusted-firmware-2.5/include/drivers/arm/
H A Dgicv3.h170 #define GICR_ISENABLER0 (GICR_SGIBASE_OFFSET + U(0x100)) macro
/dports/sysutils/atf-sun50i_a64/arm-trusted-firmware-2.5/include/drivers/arm/
H A Dgicv3.h170 #define GICR_ISENABLER0 (GICR_SGIBASE_OFFSET + U(0x100)) macro
/dports/sysutils/atf-rk3328/arm-trusted-firmware-2.5/include/drivers/arm/
H A Dgicv3.h170 #define GICR_ISENABLER0 (GICR_SGIBASE_OFFSET + U(0x100)) macro
/dports/sysutils/atf-fvp/arm-trusted-firmware-2.5/include/drivers/arm/
H A Dgicv3.h170 #define GICR_ISENABLER0 (GICR_SGIBASE_OFFSET + U(0x100)) macro
/dports/multimedia/libv4l/linux-5.13-rc2/include/linux/irqchip/
H A Darm-gic-v3.h229 #define GICR_ISENABLER0 GICD_ISENABLER macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/include/linux/irqchip/
H A Darm-gic-v3.h229 #define GICR_ISENABLER0 GICD_ISENABLER macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/include/linux/irqchip/
H A Darm-gic-v3.h229 #define GICR_ISENABLER0 GICD_ISENABLER macro