Home
last modified time | relevance | path

Searched defs:LPDDR4__PI_INIT_LVL_EN__REG (Results 1 – 25 of 113) sorted by relevance

12345

/dports/www/mediawiki137/mediawiki-1.37.1/languages/i18n/
H A Dlmo.json75 "tog-prefershttps": "Dopra semper una conession sicura quand che te seet autenticad",
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/ram/k3-ddrss/16bit/
H A Dlpddr4_pi_macros.h75 #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_4 macro
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/ram/k3-ddrss/32bit/
H A Dlpddr4_pi_macros.h75 #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_5 macro
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/drivers/ram/k3-ddrss/16bit/
H A Dlpddr4_pi_macros.h75 #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_4 macro
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/drivers/ram/k3-ddrss/32bit/
H A Dlpddr4_pi_macros.h75 #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_5 macro
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/drivers/ram/k3-ddrss/32bit/
H A Dlpddr4_pi_macros.h75 #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_5 macro
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/drivers/ram/k3-ddrss/16bit/
H A Dlpddr4_pi_macros.h75 #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_4 macro
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/ram/k3-ddrss/16bit/
H A Dlpddr4_pi_macros.h75 #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_4 macro
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/ram/k3-ddrss/32bit/
H A Dlpddr4_pi_macros.h75 #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_5 macro
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/drivers/ram/k3-ddrss/32bit/
H A Dlpddr4_pi_macros.h75 #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_5 macro
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/ram/k3-ddrss/16bit/
H A Dlpddr4_pi_macros.h75 #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_4 macro
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/ram/k3-ddrss/32bit/
H A Dlpddr4_pi_macros.h75 #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_5 macro
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/drivers/ram/k3-ddrss/16bit/
H A Dlpddr4_pi_macros.h75 #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_4 macro
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/drivers/ram/k3-ddrss/16bit/
H A Dlpddr4_pi_macros.h75 #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_4 macro
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/drivers/ram/k3-ddrss/32bit/
H A Dlpddr4_pi_macros.h75 #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_5 macro
/dports/sysutils/u-boot-sopine/u-boot-2021.07/drivers/ram/k3-ddrss/32bit/
H A Dlpddr4_pi_macros.h75 #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_5 macro
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/ram/k3-ddrss/32bit/
H A Dlpddr4_pi_macros.h75 #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_5 macro
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/ram/k3-ddrss/16bit/
H A Dlpddr4_pi_macros.h75 #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_4 macro
/dports/sysutils/u-boot-sopine/u-boot-2021.07/drivers/ram/k3-ddrss/16bit/
H A Dlpddr4_pi_macros.h75 #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_4 macro
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/drivers/ram/k3-ddrss/32bit/
H A Dlpddr4_pi_macros.h75 #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_5 macro
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/drivers/ram/k3-ddrss/16bit/
H A Dlpddr4_pi_macros.h75 #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_4 macro
/dports/sysutils/u-boot-rpi/u-boot-2021.07/drivers/ram/k3-ddrss/16bit/
H A Dlpddr4_pi_macros.h75 #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_4 macro
/dports/sysutils/u-boot-rpi/u-boot-2021.07/drivers/ram/k3-ddrss/32bit/
H A Dlpddr4_pi_macros.h75 #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_5 macro
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/ram/k3-ddrss/32bit/
H A Dlpddr4_pi_macros.h75 #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_5 macro
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/ram/k3-ddrss/16bit/
H A Dlpddr4_pi_macros.h75 #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_4 macro

12345