Home
last modified time | relevance | path

Searched defs:MCIO0 (Results 1 – 25 of 84) sorted by relevance

1234

/dports/multimedia/v4l-utils/linux-5.13-rc2/arch/arm/mach-pxa/include/mach/
H A Dsmemc.h28 #define MCIO0 (SMEMC_VIRT + 0x38) /* Card interface I/O Space Socket 0 Timing Configuration */ macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/arch/arm/mach-pxa/include/mach/
H A Dsmemc.h28 #define MCIO0 (SMEMC_VIRT + 0x38) /* Card interface I/O Space Socket 0 Timing Configuration */ macro
/dports/multimedia/libv4l/linux-5.13-rc2/arch/arm/mach-pxa/include/mach/
H A Dsmemc.h28 #define MCIO0 (SMEMC_VIRT + 0x38) /* Card interface I/O Space Socket 0 Timing Configuration */ macro
/dports/devel/openwince-include/include-0.4.2/arm/pxa2x0/
H A Dmc.h112 #define MCIO0 MC_pointer->mcio0 macro
/dports/devel/urjtag/urjtag-2021.03/src/bus/
H A Dpxa2x0_mc.h113 #define MCIO0 MC_pointer->mcio0 macro
/dports/emulators/qemu/qemu-6.2.0/hw/arm/
H A Dpxa2xx.c405 #define MCIO0 0x38 /* PC Card I/O Socket 0 Timing register */ macro
/dports/emulators/qemu42/qemu-4.2.1/hw/arm/
H A Dpxa2xx.c394 #define MCIO0 0x38 /* PC Card I/O Socket 0 Timing register */ macro
/dports/emulators/qemu60/qemu-6.0.0/hw/arm/
H A Dpxa2xx.c405 #define MCIO0 0x38 /* PC Card I/O Socket 0 Timing register */ macro
/dports/emulators/qemu-utils/qemu-4.2.1/hw/arm/
H A Dpxa2xx.c394 #define MCIO0 0x38 /* PC Card I/O Socket 0 Timing register */ macro
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/hw/arm/
H A Dpxa2xx.c390 #define MCIO0 0x38 /* PC Card I/O Socket 0 Timing register */ macro
/dports/emulators/qemu5/qemu-5.2.0/hw/arm/
H A Dpxa2xx.c404 #define MCIO0 0x38 /* PC Card I/O Socket 0 Timing register */ macro
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/hw/arm/
H A Dpxa2xx.c405 #define MCIO0 0x38 /* PC Card I/O Socket 0 Timing register */ macro
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/hw/arm/
H A Dpxa2xx.c394 #define MCIO0 0x38 /* PC Card I/O Socket 0 Timing register */ macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/hw/arm/
H A Dpxa2xx.c394 #define MCIO0 0x38 /* PC Card I/O Socket 0 Timing register */ macro
/dports/devel/codeblocks/codeblocks-20.03/src/plugins/scriptedwizard/resources/arm/files/phyCORE-PXA255/h/
H A Dpxa255regs.h1048 #define MCIO0 __REG(MEMC_BASE+0x38) /* Card interface I/O Space Socket 0 Timing Configuration */ macro
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2274 #define MCIO0 0x4A000038 /* Card interface I/O Space Socket 0 Timing Configuration */ macro
2463 #define MCIO0 0x48000038 /* Card interface I/O Space Socket 0 Timing Configuration */ macro
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2219 #define MCIO0 __REG_2(0x4A000038) /* Card interface I/O Space Socket 0 Timing Configuration */ macro
2405 #define MCIO0 __REG(0x48000038) /* Card interface I/O Space Socket 0 Timing Configuration */ macro
/dports/emulators/qemu/qemu-6.2.0/roms/u-boot/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2274 #define MCIO0 0x4A000038 /* Card interface I/O Space Socket 0 Timing Configuration */ macro
2463 #define MCIO0 0x48000038 /* Card interface I/O Space Socket 0 Timing Configuration */ macro
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2274 #define MCIO0 0x4A000038 /* Card interface I/O Space Socket 0 Timing Configuration */ macro
2463 #define MCIO0 0x48000038 /* Card interface I/O Space Socket 0 Timing Configuration */ macro
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2219 #define MCIO0 __REG_2(0x4A000038) /* Card interface I/O Space Socket 0 Timing Configuration */ macro
2405 #define MCIO0 __REG(0x48000038) /* Card interface I/O Space Socket 0 Timing Configuration */ macro
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2274 #define MCIO0 0x4A000038 /* Card interface I/O Space Socket 0 Timing Configuration */ macro
2463 #define MCIO0 0x48000038 /* Card interface I/O Space Socket 0 Timing Configuration */ macro
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2274 #define MCIO0 0x4A000038 /* Card interface I/O Space Socket 0 Timing Configuration */ macro
2463 #define MCIO0 0x48000038 /* Card interface I/O Space Socket 0 Timing Configuration */ macro
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2274 #define MCIO0 0x4A000038 /* Card interface I/O Space Socket 0 Timing Configuration */ macro
2463 #define MCIO0 0x48000038 /* Card interface I/O Space Socket 0 Timing Configuration */ macro
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2274 #define MCIO0 0x4A000038 /* Card interface I/O Space Socket 0 Timing Configuration */ macro
2463 #define MCIO0 0x48000038 /* Card interface I/O Space Socket 0 Timing Configuration */ macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2219 #define MCIO0 __REG_2(0x4A000038) /* Card interface I/O Space Socket 0 Timing Configuration */ macro
2405 #define MCIO0 __REG(0x48000038) /* Card interface I/O Space Socket 0 Timing Configuration */ macro

1234