Home
last modified time | relevance | path

Searched defs:MC_SEQ_TRAIN_EDC_THRESHOLD2__THRESHOLD_PERIOD_MASK (Results 1 – 3 of 3) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gmc/
H A Dgmc_6_0_sh_mask.h8912 #define MC_SEQ_TRAIN_EDC_THRESHOLD2__THRESHOLD_PERIOD_MASK 0xffffffffL macro
H A Dgmc_7_1_sh_mask.h6901 #define MC_SEQ_TRAIN_EDC_THRESHOLD2__THRESHOLD_PERIOD_MASK 0xffffffff macro
H A Dgmc_8_1_sh_mask.h7815 #define MC_SEQ_TRAIN_EDC_THRESHOLD2__THRESHOLD_PERIOD_MASK 0xffffffff macro