Home
last modified time | relevance | path

Searched defs:MPLL_CNTL_MODE__MPLL_SW_DIR_CONTROL_MASK (Results 1 – 3 of 3) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gmc/
H A Dgmc_6_0_sh_mask.h11302 #define MPLL_CNTL_MODE__MPLL_SW_DIR_CONTROL_MASK 0x00000100L macro
H A Dgmc_7_1_sh_mask.h9437 #define MPLL_CNTL_MODE__MPLL_SW_DIR_CONTROL_MASK 0x100 macro
H A Dgmc_8_1_sh_mask.h10349 #define MPLL_CNTL_MODE__MPLL_SW_DIR_CONTROL_MASK 0x100 macro