Home
last modified time | relevance | path

Searched defs:PB0_TX_LANE5_CTRL_REG0__TX_CFG_DISPCLK_MODE_5_MASK (Results 1 – 3 of 3) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/bif/
H A Dbif_3_0_sh_mask.h3374 #define PB0_TX_LANE5_CTRL_REG0__TX_CFG_DISPCLK_MODE_5_MASK 0x00000001L macro
H A Dbif_4_1_sh_mask.h5371 #define PB0_TX_LANE5_CTRL_REG0__TX_CFG_DISPCLK_MODE_5_MASK 0x1 macro
H A Dbif_5_0_sh_mask.h5899 #define PB0_TX_LANE5_CTRL_REG0__TX_CFG_DISPCLK_MODE_5_MASK 0x1 macro