Home
last modified time | relevance | path

Searched defs:PB1_GLB_SCI_STAT_OVRD_REG1__FREQDIV_0__SHIFT (Results 1 – 3 of 3) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/bif/
H A Dbif_3_0_sh_mask.h3719 #define PB1_GLB_SCI_STAT_OVRD_REG1__FREQDIV_0__SHIFT 0x00000012 macro
H A Dbif_4_1_sh_mask.h5898 #define PB1_GLB_SCI_STAT_OVRD_REG1__FREQDIV_0__SHIFT 0x12 macro
H A Dbif_5_0_sh_mask.h6404 #define PB1_GLB_SCI_STAT_OVRD_REG1__FREQDIV_0__SHIFT 0x12 macro