Home
last modified time | relevance | path

Searched defs:PCIE_BAR5_CNTL__BAR_SIZE_MASK (Results 1 – 4 of 4) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/bif/
H A Dbif_4_1_sh_mask.h1503 #define PCIE_BAR5_CNTL__BAR_SIZE_MASK 0x1f00 macro
H A Dbif_5_0_sh_mask.h1739 #define PCIE_BAR5_CNTL__BAR_SIZE_MASK 0x1f00 macro
H A Dbif_5_1_sh_mask.h1607 #define PCIE_BAR5_CNTL__BAR_SIZE_MASK 0x1f00 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_0_sh_mask.h3850 #define PCIE_BAR5_CNTL__BAR_SIZE_MASK … macro