Home
last modified time | relevance | path

Searched defs:PCI_CACHE_LINE_SIZE (Results 1 – 25 of 127) sorted by relevance

123456

/dports/emulators/qemu42/qemu-4.2.1/roms/openbios/drivers/
H A Dpci.h34 #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ macro
/dports/emulators/qemu5/qemu-5.2.0/roms/openbios/drivers/
H A Dpci.h34 #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ macro
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/openbios/drivers/
H A Dpci.h34 #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ macro
/dports/emulators/qemu-utils/qemu-4.2.1/roms/openbios/drivers/
H A Dpci.h34 #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/openbios/drivers/
H A Dpci.h34 #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ macro
/dports/emulators/qemu/qemu-6.2.0/roms/openbios/drivers/
H A Dpci.h34 #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ macro
/dports/emulators/qemu60/qemu-6.0.0/roms/openbios/drivers/
H A Dpci.h34 #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ macro
/dports/emulators/qemu42/qemu-4.2.1/roms/ipxe/src/include/ipxe/
H A Dpci.h46 #define PCI_CACHE_LINE_SIZE 0x0c macro
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/ipxe/src/include/ipxe/
H A Dpci.h46 #define PCI_CACHE_LINE_SIZE 0x0c macro
/dports/emulators/qemu-utils/qemu-4.2.1/roms/ipxe/src/include/ipxe/
H A Dpci.h46 #define PCI_CACHE_LINE_SIZE 0x0c macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/ipxe/src/include/ipxe/
H A Dpci.h46 #define PCI_CACHE_LINE_SIZE 0x0c macro
/dports/emulators/qemu5/qemu-5.2.0/roms/ipxe/src/include/ipxe/
H A Dpci.h46 #define PCI_CACHE_LINE_SIZE 0x0c macro
/dports/net/ipxe/ipxe-2265a65/src/include/ipxe/
H A Dpci.h47 #define PCI_CACHE_LINE_SIZE 0x0c macro
/dports/emulators/qemu/qemu-6.2.0/roms/ipxe/src/include/ipxe/
H A Dpci.h46 #define PCI_CACHE_LINE_SIZE 0x0c macro
/dports/emulators/qemu60/qemu-6.0.0/roms/ipxe/src/include/ipxe/
H A Dpci.h46 #define PCI_CACHE_LINE_SIZE 0x0c macro
/dports/sysutils/syslinux/syslinux-6.03/gpxe/src/include/gpxe/
H A Dpci.h36 #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ macro
/dports/sysutils/rovclock/rovclock-0.6e/
H A Dpci.h51 #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ macro
/dports/lang/gnatdroid-sysroot-x86/android-19-x86/usr/include/linux/
H A Dpci_regs.h51 #define PCI_CACHE_LINE_SIZE 0x0c macro
/dports/lang/gnatdroid-sysroot/android-19-arm/usr/include/linux/
H A Dpci_regs.h51 #define PCI_CACHE_LINE_SIZE 0x0c macro
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/include/
H A Dpci.h72 #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ macro
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/include/
H A Dpci.h72 #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/include/
H A Dpci.h72 #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ macro
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/include/
H A Dpci.h72 #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ macro
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot-sam460ex/include/
H A Dpci.h72 #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ macro
/dports/emulators/qemu/qemu-6.2.0/roms/u-boot-sam460ex/include/
H A Dpci.h72 #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ macro

123456