Home
last modified time | relevance | path

Searched defs:PXA2xxLCDState (Results 1 – 17 of 17) sorted by relevance

/dports/emulators/qemu42/qemu-4.2.1/hw/display/
H A Dpxa2xx_lcd.c42 qemu_irq irq;
43 int irqlevel;
48 int dest_width;
49 int xres, yres;
50 int pal_for;
51 int transp;
52 enum {
63 } bpp;
69 uint32_t ccr;
70 uint32_t cmdcr;
[all …]
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/hw/display/
H A Dpxa2xx_lcd.c40 qemu_irq irq;
41 int irqlevel;
43 int invalidated;
46 int dest_width;
47 int xres, yres;
48 int pal_for;
49 int transp;
50 enum {
61 } bpp;
67 uint32_t ccr;
[all …]
/dports/emulators/qemu5/qemu-5.2.0/hw/display/
H A Dpxa2xx_lcd.c42 qemu_irq irq;
43 int irqlevel;
48 int dest_width;
49 int xres, yres;
50 int pal_for;
51 int transp;
52 enum {
63 } bpp;
69 uint32_t ccr;
70 uint32_t cmdcr;
[all …]
/dports/emulators/qemu-utils/qemu-4.2.1/hw/display/
H A Dpxa2xx_lcd.c42 qemu_irq irq;
43 int irqlevel;
48 int dest_width;
49 int xres, yres;
50 int pal_for;
51 int transp;
52 enum {
63 } bpp;
69 uint32_t ccr;
70 uint32_t cmdcr;
[all …]
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/hw/display/
H A Dpxa2xx_lcd.c42 qemu_irq irq;
43 int irqlevel;
48 int dest_width;
49 int xres, yres;
50 int pal_for;
51 int transp;
52 enum {
63 } bpp;
69 uint32_t ccr;
70 uint32_t cmdcr;
[all …]
/dports/emulators/qemu/qemu-6.2.0/hw/display/
H A Dpxa2xx_lcd.c43 qemu_irq irq;
44 int irqlevel;
48 int dest_width;
49 int xres, yres;
50 int pal_for;
51 int transp;
52 enum {
63 } bpp;
69 uint32_t ccr;
70 uint32_t cmdcr;
[all …]
/dports/emulators/qemu60/qemu-6.0.0/hw/display/
H A Dpxa2xx_lcd.c43 qemu_irq irq;
44 int irqlevel;
48 int dest_width;
49 int xres, yres;
50 int pal_for;
51 int transp;
52 enum {
63 } bpp;
69 uint32_t ccr;
70 uint32_t cmdcr;
[all …]
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/hw/display/
H A Dpxa2xx_lcd.c43 qemu_irq irq;
44 int irqlevel;
48 int dest_width;
49 int xres, yres;
50 int pal_for;
51 int transp;
52 enum {
63 } bpp;
69 uint32_t ccr;
70 uint32_t cmdcr;
[all …]
/dports/emulators/qemu/qemu-6.2.0/include/hw/arm/
H A Draspi_platform.h84 #define HDCP_OFFSET 0x809000
/dports/emulators/qemu42/qemu-4.2.1/include/hw/arm/
H A Dpxa.h83 typedef struct PXA2xxLCDState PXA2xxLCDState; typedef
/dports/emulators/qemu60/qemu-6.0.0/include/hw/arm/
H A Dpxa.h84 typedef struct PXA2xxLCDState PXA2xxLCDState; typedef
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/include/hw/arm/
H A Dpxa.h82 typedef struct PXA2xxLCDState PXA2xxLCDState; typedef
/dports/emulators/qemu-utils/qemu-4.2.1/include/hw/arm/
H A Dpxa.h83 typedef struct PXA2xxLCDState PXA2xxLCDState; typedef
/dports/emulators/qemu5/qemu-5.2.0/include/hw/arm/
H A Dpxa.h84 typedef struct PXA2xxLCDState PXA2xxLCDState; typedef
/dports/emulators/qemu-guest-agent/qemu-5.0.1/include/hw/arm/
H A Dpxa.h83 typedef struct PXA2xxLCDState PXA2xxLCDState; typedef
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/include/hw/arm/
H A Dpxa.h84 typedef struct PXA2xxLCDState PXA2xxLCDState; typedef
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/include/hw/arm/
H A Dpxa.h83 typedef struct PXA2xxLCDState PXA2xxLCDState; typedef