Home
last modified time | relevance | path

Searched defs:SPI_PS_INPUT_CNTL_0__OFFSET__SHIFT (Results 1 – 7 of 7) sorted by path

/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h15406 #define SPI_PS_INPUT_CNTL_0__OFFSET__SHIFT … macro
H A Dgc_9_1_sh_mask.h16840 #define SPI_PS_INPUT_CNTL_0__OFFSET__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h16715 #define SPI_PS_INPUT_CNTL_0__OFFSET__SHIFT … macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h7731 #define SPI_PS_INPUT_CNTL_0__OFFSET__SHIFT 0x00000000 macro
H A Dgfx_7_2_sh_mask.h8302 #define SPI_PS_INPUT_CNTL_0__OFFSET__SHIFT 0x0 macro
H A Dgfx_8_0_sh_mask.h9544 #define SPI_PS_INPUT_CNTL_0__OFFSET__SHIFT 0x0 macro
H A Dgfx_8_1_sh_mask.h9942 #define SPI_PS_INPUT_CNTL_0__OFFSET__SHIFT 0x0 macro