Home
last modified time | relevance | path

Searched defs:SPI_PS_INPUT_CNTL_1__DUP_MASK (Results 1 – 7 of 7) sorted by path

/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h15448 #define SPI_PS_INPUT_CNTL_1__DUP_MASK macro
H A Dgc_9_1_sh_mask.h16882 #define SPI_PS_INPUT_CNTL_1__DUP_MASK macro
H A Dgc_9_2_1_sh_mask.h16757 #define SPI_PS_INPUT_CNTL_1__DUP_MASK macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h7858 #define SPI_PS_INPUT_CNTL_1__DUP_MASK 0x00040000L macro
H A Dgfx_7_2_sh_mask.h8323 #define SPI_PS_INPUT_CNTL_1__DUP_MASK 0x40000 macro
H A Dgfx_8_0_sh_mask.h9577 #define SPI_PS_INPUT_CNTL_1__DUP_MASK 0x40000 macro
H A Dgfx_8_1_sh_mask.h9975 #define SPI_PS_INPUT_CNTL_1__DUP_MASK 0x40000 macro