Home
last modified time | relevance | path

Searched defs:SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK (Results 1 – 7 of 7) sorted by path

/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h15544 #define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK … macro
H A Dgc_9_1_sh_mask.h16978 #define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK … macro
H A Dgc_9_2_1_sh_mask.h16853 #define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK … macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h8000 #define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK 0x00000300L macro
H A Dgfx_7_2_sh_mask.h8363 #define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK 0x300 macro
H A Dgfx_8_0_sh_mask.h9665 #define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK 0x300 macro
H A Dgfx_8_1_sh_mask.h10063 #define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK 0x300 macro