| /dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelDAGToDAG.cpp | 176 SDValue SuperReg = SDValue(Load, 0); in selectVLSEG() local
215 SDValue SuperReg = SDValue(Load, 0); in selectVLSEGMask() local
244 SDValue SuperReg = SDValue(Load, 0); in selectVLSEGFF() local
278 SDValue SuperReg = SDValue(Load, 0); in selectVLSEGFFMask() local
312 SDValue SuperReg = SDValue(Load, 0); in selectVLXSEG() local
350 SDValue SuperReg = SDValue(Load, 0); in selectVLXSEGMask() local
|
| /dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelDAGToDAG.cpp | 176 SDValue SuperReg = SDValue(Load, 0); in selectVLSEG() local
215 SDValue SuperReg = SDValue(Load, 0); in selectVLSEGMask() local
244 SDValue SuperReg = SDValue(Load, 0); in selectVLSEGFF() local
278 SDValue SuperReg = SDValue(Load, 0); in selectVLSEGFFMask() local
312 SDValue SuperReg = SDValue(Load, 0); in selectVLXSEG() local
350 SDValue SuperReg = SDValue(Load, 0); in selectVLXSEGMask() local
|
| /dports/security/clamav-lts/clamav-0.103.5/libclamav/c++/llvm/lib/CodeGen/ |
| H A D | CriticalAntiDepBreaker.cpp | 280 unsigned SuperReg = *Super; in ScanInstruction() local
|
| H A D | PostRASchedulerList.cpp | 404 const unsigned SuperReg = MO.getReg(); in ToggleKillFlag() local
|
| /dports/databases/postgresql13-pltcl/postgresql-13.5/src/backend/storage/lmgr/ |
| H A D | lmgr.c | 662 callback.previous = error_context_stack; in getSpillEltSize()
841 case XLTW_InsertIndex: in restoreSGPR()
|
| /dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelDAGToDAG.cpp | 266 SDValue SuperReg = SDValue(Load, 0); in selectVLSEG() local
309 SDValue SuperReg = SDValue(Load, 0); in selectVLSEGFF() local
357 SDValue SuperReg = SDValue(Load, 0); in selectVLXSEG() local
|
| /dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/Target/RISCV/ |
| H A D | RISCVISelDAGToDAG.cpp | 266 SDValue SuperReg = SDValue(Load, 0); in selectVLSEG() local
309 SDValue SuperReg = SDValue(Load, 0); in selectVLSEGFF() local
357 SDValue SuperReg = SDValue(Load, 0); in selectVLXSEG() local
|
| /dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelDAGToDAG.cpp | 266 SDValue SuperReg = SDValue(Load, 0); in selectVLSEG() local
309 SDValue SuperReg = SDValue(Load, 0); in selectVLSEGFF() local
357 SDValue SuperReg = SDValue(Load, 0); in selectVLXSEG() local
|
| /dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelDAGToDAG.cpp | 266 SDValue SuperReg = SDValue(Load, 0); in selectVLSEG() local
309 SDValue SuperReg = SDValue(Load, 0); in selectVLSEGFF() local
357 SDValue SuperReg = SDValue(Load, 0); in selectVLXSEG() local
|
| /dports/devel/llvm13/llvm-project-13.0.1.src/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelDAGToDAG.cpp | 266 SDValue SuperReg = SDValue(Load, 0); in selectVLSEG() local
309 SDValue SuperReg = SDValue(Load, 0); in selectVLSEGFF() local
357 SDValue SuperReg = SDValue(Load, 0); in selectVLXSEG() local
|
| /dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 886 Register SuperReg = MI->getOperand(0).getReg(); in buildSGPRSpillLoadStore() local
1000 Register SuperReg = MI->getOperand(0).getReg(); in spillSGPR() local
1114 Register SuperReg = MI->getOperand(0).getReg(); in restoreSGPR() local
|
| /dports/devel/llvm11/llvm-11.0.1.src/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 886 Register SuperReg = MI->getOperand(0).getReg(); in buildSGPRSpillLoadStore() local
1000 Register SuperReg = MI->getOperand(0).getReg(); in spillSGPR() local
1114 Register SuperReg = MI->getOperand(0).getReg(); in restoreSGPR() local
|
| /dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelDAGToDAG.cpp | 288 SDValue SuperReg = SDValue(Load, 0); in selectVLSEG() local
332 SDValue SuperReg = SDValue(Load, 0); in selectVLSEGFF() local
381 SDValue SuperReg = SDValue(Load, 0); in selectVLXSEG() local
|
| /dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 948 Register SuperReg = MI->getOperand(0).getReg(); in buildSGPRSpillLoadStore() local
1066 Register SuperReg = MI->getOperand(0).getReg(); in spillSGPR() local
1188 Register SuperReg = MI->getOperand(0).getReg(); in restoreSGPR() local
|
| /dports/devel/llvm70/llvm-7.0.1.src/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 658 unsigned SuperReg = MI->getOperand(0).getReg(); in spillSGPR() local
837 unsigned SuperReg = MI->getOperand(0).getReg(); in restoreSGPR() local
|
| /dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 1038 Register SuperReg = MI->getOperand(0).getReg(); in buildSGPRSpillLoadStore() local
1156 Register SuperReg = MI->getOperand(0).getReg(); in spillSGPR() local
1273 Register SuperReg = MI->getOperand(0).getReg(); in restoreSGPR() local
|
| /dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 1038 Register SuperReg = MI->getOperand(0).getReg(); in buildSGPRSpillLoadStore() local
1156 Register SuperReg = MI->getOperand(0).getReg(); in spillSGPR() local
1273 Register SuperReg = MI->getOperand(0).getReg(); in restoreSGPR() local
|
| /dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 762 Register SuperReg = MI->getOperand(0).getReg(); in spillSGPR() local
874 Register SuperReg = MI->getOperand(0).getReg(); in restoreSGPR() local
|
| /dports/devel/llvm10/llvm-10.0.1.src/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 762 Register SuperReg = MI->getOperand(0).getReg(); in spillSGPR() local
874 Register SuperReg = MI->getOperand(0).getReg(); in restoreSGPR() local
|
| /dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 762 Register SuperReg = MI->getOperand(0).getReg(); in spillSGPR() local
874 Register SuperReg = MI->getOperand(0).getReg(); in restoreSGPR() local
|
| /dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 1368 SDValue SuperReg = SDValue(Ld, 0); in SelectLoad() local
1401 SDValue SuperReg = SDValue(Ld, 1); in SelectPostLoad() local
1451 SDValue SuperReg = SDValue(Load, 0); in SelectPredicatedLoad() local
1604 SDValue SuperReg = SDValue(Ld, 0); in SelectLoadLane() local
1653 SDValue SuperReg = SDValue(Ld, 1); in SelectPostLoadLane() local
|
| /dports/devel/llvm11/llvm-11.0.1.src/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 1367 SDValue SuperReg = SDValue(Ld, 0); in SelectLoad() local
1400 SDValue SuperReg = SDValue(Ld, 1); in SelectPostLoad() local
1459 SDValue SuperReg = SDValue(Load, 0); in SelectPredicatedLoad() local
1611 SDValue SuperReg = SDValue(Ld, 0); in SelectLoadLane() local
1660 SDValue SuperReg = SDValue(Ld, 1); in SelectPostLoadLane() local
|
| /dports/devel/llvm80/llvm-8.0.1.src/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 1203 SDValue SuperReg = SDValue(Ld, 0); in SelectLoad() local
1236 SDValue SuperReg = SDValue(Ld, 1); in SelectPostLoad() local
1348 SDValue SuperReg = SDValue(Ld, 0); in SelectLoadLane() local
1397 SDValue SuperReg = SDValue(Ld, 1); in SelectPostLoadLane() local
|
| /dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 1373 SDValue SuperReg = SDValue(Ld, 0); in SelectLoad() local
1406 SDValue SuperReg = SDValue(Ld, 1); in SelectPostLoad() local
1465 SDValue SuperReg = SDValue(Load, 0); in SelectPredicatedLoad() local
1617 SDValue SuperReg = SDValue(Ld, 0); in SelectLoadLane() local
1666 SDValue SuperReg = SDValue(Ld, 1); in SelectPostLoadLane() local
|
| /dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 1415 SDValue SuperReg = SDValue(Ld, 0); in SelectLoad() local
1451 SDValue SuperReg = SDValue(Ld, 1); in SelectPostLoad() local
1510 SDValue SuperReg = SDValue(Load, 0); in SelectPredicatedLoad() local
1662 SDValue SuperReg = SDValue(Ld, 0); in SelectLoadLane() local
1711 SDValue SuperReg = SDValue(Ld, 1); in SelectPostLoadLane() local
|