Home
last modified time | relevance | path

Searched defs:TCG_TARGET_HAS_muls2_i32 (Results 1 – 10 of 10) sorted by relevance

/qemu/tcg/tci/
H A Dtcg-target.h72 #define TCG_TARGET_HAS_muls2_i32 1 macro
/qemu/tcg/arm/
H A Dtcg-target.h119 #define TCG_TARGET_HAS_muls2_i32 1 macro
/qemu/tcg/sparc64/
H A Dtcg-target.h111 #define TCG_TARGET_HAS_muls2_i32 1 macro
/qemu/tcg/mips/
H A Dtcg-target.h127 #define TCG_TARGET_HAS_muls2_i32 (!use_mips32r6_instructions) macro
/qemu/tcg/riscv/
H A Dtcg-target.h102 #define TCG_TARGET_HAS_muls2_i32 0 macro
/qemu/tcg/s390x/
H A Dtcg-target.h101 #define TCG_TARGET_HAS_muls2_i32 0 macro
/qemu/tcg/ppc/
H A Dtcg-target.h100 #define TCG_TARGET_HAS_muls2_i32 0 macro
/qemu/tcg/aarch64/
H A Dtcg-target.h95 #define TCG_TARGET_HAS_muls2_i32 0 macro
/qemu/tcg/loongarch64/
H A Dtcg-target.h112 #define TCG_TARGET_HAS_muls2_i32 0 macro
/qemu/tcg/i386/
H A Dtcg-target.h154 #define TCG_TARGET_HAS_muls2_i32 1 macro