/dports/emulators/mess/mame-mame0226/src/devices/machine/ |
H A D | mc68328.cpp | 211 #define TCTL_IRQEN 0x0010 macro
|
/dports/emulators/mame/mame-mame0226/src/devices/machine/ |
H A D | mc68328.cpp | 211 #define TCTL_IRQEN 0x0010 macro
|
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/arch/arm/include/asm/arch-mx27/ |
H A D | imx-regs.h | 427 #define TCTL_IRQEN (1 << 4) /* interrupt enable */ macro
|
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/arch/arm/include/asm/arch-mx27/ |
H A D | imx-regs.h | 427 #define TCTL_IRQEN (1 << 4) /* interrupt enable */ macro
|
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/arch/arm/include/asm/arch-mx27/ |
H A D | imx-regs.h | 427 #define TCTL_IRQEN (1 << 4) /* interrupt enable */ macro
|
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/arm/include/asm/arch-mx27/ |
H A D | imx-regs.h | 427 #define TCTL_IRQEN (1 << 4) /* interrupt enable */ macro
|
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/arm/include/asm/arch-mx27/ |
H A D | imx-regs.h | 427 #define TCTL_IRQEN (1 << 4) /* interrupt enable */ macro
|
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/arch/arm/include/asm/arch-mx27/ |
H A D | imx-regs.h | 427 #define TCTL_IRQEN (1 << 4) /* interrupt enable */ macro
|
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/arch/arm/include/asm/arch-mx27/ |
H A D | imx-regs.h | 427 #define TCTL_IRQEN (1 << 4) /* interrupt enable */ macro
|
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/arch/arm/include/asm/arch-mx27/ |
H A D | imx-regs.h | 427 #define TCTL_IRQEN (1 << 4) /* interrupt enable */ macro
|
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/arch/arm/include/asm/arch-mx27/ |
H A D | imx-regs.h | 427 #define TCTL_IRQEN (1 << 4) /* interrupt enable */ macro
|
/dports/sysutils/u-boot-sopine/u-boot-2021.07/arch/arm/include/asm/arch-mx27/ |
H A D | imx-regs.h | 427 #define TCTL_IRQEN (1 << 4) /* interrupt enable */ macro
|
/dports/sysutils/u-boot-sopine-spi/u-boot-2021.07/arch/arm/include/asm/arch-mx27/ |
H A D | imx-regs.h | 427 #define TCTL_IRQEN (1 << 4) /* interrupt enable */ macro
|
/dports/sysutils/u-boot-qemu-riscv64/u-boot-2021.07/arch/arm/include/asm/arch-mx27/ |
H A D | imx-regs.h | 427 #define TCTL_IRQEN (1 << 4) /* interrupt enable */ macro
|
/dports/sysutils/u-boot-rpi-0-w/u-boot-2021.07/arch/arm/include/asm/arch-mx27/ |
H A D | imx-regs.h | 427 #define TCTL_IRQEN (1 << 4) /* interrupt enable */ macro
|
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/arch/arm/include/asm/arch-mx27/ |
H A D | imx-regs.h | 427 #define TCTL_IRQEN (1 << 4) /* interrupt enable */ macro
|
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/arch/arm/include/asm/arch-mx27/ |
H A D | imx-regs.h | 427 #define TCTL_IRQEN (1 << 4) /* interrupt enable */ macro
|
/dports/sysutils/u-boot-nanopi-neo/u-boot-2021.07/arch/arm/include/asm/arch-mx27/ |
H A D | imx-regs.h | 427 #define TCTL_IRQEN (1 << 4) /* interrupt enable */ macro
|
/dports/sysutils/u-boot-nanopi-a64/u-boot-2021.07/arch/arm/include/asm/arch-mx27/ |
H A D | imx-regs.h | 427 #define TCTL_IRQEN (1 << 4) /* interrupt enable */ macro
|
/dports/sysutils/u-boot-nanopi-neo-air/u-boot-2021.07/arch/arm/include/asm/arch-mx27/ |
H A D | imx-regs.h | 427 #define TCTL_IRQEN (1 << 4) /* interrupt enable */ macro
|
/dports/sysutils/u-boot-chip/u-boot-2021.07/arch/arm/include/asm/arch-mx27/ |
H A D | imx-regs.h | 427 #define TCTL_IRQEN (1 << 4) /* interrupt enable */ macro
|
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot/arch/arm/include/asm/arch-mx27/ |
H A D | imx-regs.h | 427 #define TCTL_IRQEN (1 << 4) /* interrupt enable */ macro
|
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot/arch/arm/include/asm/arch-mx27/ |
H A D | imx-regs.h | 427 #define TCTL_IRQEN (1 << 4) /* interrupt enable */ macro
|
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/arch/arm/include/asm/arch-mx27/ |
H A D | imx-regs.h | 427 #define TCTL_IRQEN (1 << 4) /* interrupt enable */ macro
|
/dports/sysutils/u-boot-clearfog/u-boot-2021.07/arch/arm/include/asm/arch-mx27/ |
H A D | imx-regs.h | 427 #define TCTL_IRQEN (1 << 4) /* interrupt enable */ macro
|