Home
last modified time | relevance | path

Searched defs:bit_AVX2 (Results 1 – 25 of 57) sorted by relevance

123

/dports/astro/opencpn/OpenCPN-5.2.4/libs/mipmap/include/mipmap/
H A Dmipmap.h35 #define bit_AVX2 (1 << 5) macro
/dports/emulators/qemu42/qemu-4.2.1/include/qemu/
H A Dcpuid.h46 #define bit_AVX2 (1 << 5) macro
/dports/emulators/qemu-utils/qemu-4.2.1/include/qemu/
H A Dcpuid.h46 #define bit_AVX2 (1 << 5) macro
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/include/qemu/
H A Dcpuid.h46 #define bit_AVX2 (1 << 5) macro
/dports/emulators/qemu/qemu-6.2.0/include/qemu/
H A Dcpuid.h46 #define bit_AVX2 (1 << 5) macro
/dports/emulators/qemu60/qemu-6.0.0/include/qemu/
H A Dcpuid.h46 #define bit_AVX2 (1 << 5) macro
/dports/emulators/qemu5/qemu-5.2.0/include/qemu/
H A Dcpuid.h46 #define bit_AVX2 (1 << 5) macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/include/qemu/
H A Dcpuid.h46 #define bit_AVX2 (1 << 5) macro
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/include/qemu/
H A Dcpuid.h46 #define bit_AVX2 (1 << 5) macro
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/include/qemu/
H A Dcpuid.h46 #define bit_AVX2 (1 << 5) macro
/dports/math/blasfeo/blasfeo-0.1.2/auxiliary/
H A Dblasfeo_processor_features.c49 #define bit_AVX2 (1 << 5) macro
/dports/biology/viennarna/ViennaRNA-2.4.18/src/ViennaRNA/utils/
H A Dcpu.c35 #define bit_AVX2 (1 << 5) /* stored in EBX after cpuid with EAX=7, ECX=0 */ macro
/dports/x11-drivers/xf86-video-intel/xf86-video-intel-31486f40f8e8f8923ca0799aea84b58799754564/src/sna/
H A Dsna_cpuid.h81 #define bit_AVX2 (1<<5) macro
/dports/lang/gcc6-aux/bootstrap/lib/gcc/x86_64-aux-dragonfly4.1/5.1.0/include/
H A Dcpuid.h72 #define bit_AVX2 (1 << 5) macro
/dports/lang/gnat_util/gcc-6-20180516/gcc/config/i386/
H A Dcpuid.h76 #define bit_AVX2 (1 << 5) macro
/dports/devel/gdb/gdb-11.1/gdb/nat/
H A Dx86-gcc-cpuid.h86 #define bit_AVX2 (1 << 5) macro
/dports/lang/gcc6-aux/gcc-6-20180516/gcc/config/i386/
H A Dcpuid.h76 #define bit_AVX2 (1 << 5) macro
/dports/lang/gcc48/gcc-4.8.5/gcc/config/i386/
H A Dcpuid.h71 #define bit_AVX2 (1 << 5) macro
/dports/devel/mingw32-gcc/gcc-4.8.1/gcc/config/i386/
H A Dcpuid.h71 #define bit_AVX2 (1 << 5) macro
/dports/devel/aarch64-none-elf-gcc/gcc-8.4.0/gcc/config/i386/
H A Dcpuid.h78 #define bit_AVX2 (1 << 5) macro
/dports/lang/gcc9/gcc-9.4.0/gcc/config/i386/
H A Dcpuid.h78 #define bit_AVX2 (1 << 5) macro
/dports/devel/arm-none-eabi-gcc/gcc-8.4.0/gcc/config/i386/
H A Dcpuid.h78 #define bit_AVX2 (1 << 5) macro
/dports/devel/riscv32-unknown-elf-gcc/gcc-8.4.0/gcc/config/i386/
H A Dcpuid.h78 #define bit_AVX2 (1 << 5) macro
/dports/devel/arm-none-eabi-gcc492/gcc-4.9.2/gcc/config/i386/
H A Dcpuid.h72 #define bit_AVX2 (1 << 5) macro
/dports/devel/riscv64-none-elf-gcc/gcc-8.4.0/gcc/config/i386/
H A Dcpuid.h78 #define bit_AVX2 (1 << 5) macro

123