Home
last modified time | relevance | path

Searched defs:clock (Results 76 – 100 of 137) sorted by path

123456

/openbsd/sys/dev/pci/drm/amd/pm/powerplay/smumgr/
H A Dtonga_smumgr.c248 uint32_t clock, SMU_VoltageLevel *voltage, uint32_t *mvdd) in tonga_get_dependency_volt_by_clk()
H A Dvegam_smumgr.c602 uint32_t clock, SMU_VoltageLevel *voltage, uint32_t *mvdd) in vegam_get_dependency_volt_by_clk()
720 uint32_t clock, SMU_SclkSetting *sclk_setting) in vegam_calculate_sclk_params()
790 static uint8_t vegam_get_sleep_divider_id_from_clock(uint32_t clock, in vegam_get_sleep_divider_id_from_clock()
810 uint32_t clock, struct SMU75_Discrete_GraphicsLevel *level) in vegam_populate_single_graphic_level()
964 uint32_t clock, struct SMU75_Discrete_MemoryLevel *mem_level) in vegam_calculate_mclk_params()
982 uint32_t clock, struct SMU75_Discrete_MemoryLevel *mem_level) in vegam_populate_single_memory_level()
/openbsd/sys/dev/pci/drm/amd/pm/swsmu/smu11/
H A Dsmu_v11_0.c793 smu_v11_0_get_max_sustainable_clock(struct smu_context *smu, uint32_t *clock, in smu_v11_0_get_max_sustainable_clock()
/openbsd/sys/dev/pci/drm/amd/pm/swsmu/smu13/
H A Dsmu_v13_0.c847 smu_v13_0_get_max_sustainable_clock(struct smu_context *smu, uint32_t *clock, in smu_v13_0_get_max_sustainable_clock()
/openbsd/sys/dev/pci/drm/apple/
H A Dparser.c422 u64 clock = mul_u32_u32(pixels, vert->precise_sync_rate); in calculate_clock() local
/openbsd/sys/dev/pci/drm/display/
H A Ddrm_dp_mst_topology.c4708 int drm_dp_calc_pbn_mode(int clock, int bpp) in drm_dp_calc_pbn_mode()
/openbsd/sys/dev/pci/drm/
H A Ddrm_edid.c4234 unsigned int clock = cea_mode->clock; in cea_mode_alternate_clock() local
5322 int clock1, clock2, clock; in fixup_detailed_cea_mode_clock() local
/openbsd/sys/dev/pci/drm/i915/display/
H A Dintel_audio.c86 int clock; member
93 int clock; member
153 int clock; member
H A Dintel_backlight.c1067 u32 mul, clock; in lpt_hz_to_pwm() local
1105 int clock; in i9xx_hz_to_pwm() local
1123 int clock; in i965_hz_to_pwm() local
1141 int mul, clock; in vlv_hz_to_pwm() local
H A Dintel_cdclk.c1856 int clock; in _bxt_set_cdclk() local
1983 int cdclk, clock, vco; in bxt_sanitize_cdclk() local
H A Dintel_cx0_phy.c1732 static int intel_c10_phy_check_hdmi_link_rate(int clock) in intel_c10_phy_check_hdmi_link_rate()
1974 static int intel_c20_phy_check_hdmi_link_rate(int clock) in intel_c20_phy_check_hdmi_link_rate()
1990 int intel_cx0_phy_check_hdmi_link_rate(struct intel_hdmi *hdmi, int clock) in intel_cx0_phy_check_hdmi_link_rate()
2052 static bool intel_c20_use_mplla(u32 clock) in intel_c20_use_mplla()
2139 static u8 intel_c20_get_dp_rate(u32 clock) in intel_c20_get_dp_rate()
2174 static u8 intel_c20_get_hdmi_rate(u32 clock) in intel_c20_get_hdmi_rate()
2194 static bool is_dp2(u32 clock) in is_dp2()
2203 static bool is_hdmi_frl(u32 clock) in is_hdmi_frl()
2226 static int intel_get_c20_custom_width(u32 clock, bool dp) in intel_get_c20_custom_width()
2776 u32 clock; in intel_mtl_tbt_calc_port_clock() local
[all …]
H A Dintel_ddi.c264 int clock = crtc_state->port_clock; in icl_pll_to_ddi_clk_sel() local
H A Dintel_display.c2796 struct dpll clock; in vlv_crtc_clock_get() local
2824 struct dpll clock; in chv_crtc_clock_get() local
3842 struct dpll clock; in i9xx_crtc_clock_get() local
7897 struct dpll clock = { in i830_enable_pipe() local
H A Dintel_display_types.h979 u32 clock; /* in KHz */ member
1006 u32 clock; /* in KHz */ member
1014 u32 clock; /* in kHz */ member
H A Dintel_dp.c1026 int clock, int bpc, in intel_dp_tmds_clock_valid()
1104 int hdisplay, int clock) in intel_dp_need_bigjoiner()
1347 int clock = crtc_state->hw.adjusted_mode.crtc_clock; in intel_dp_hdmi_compute_bpc() local
1486 int bpp, i, lane_count, clock = intel_dp_mode_clock(pipe_config, conn_state); in intel_dp_compute_link_config_wide() local
H A Dintel_dp_aux.c227 int try, clock = 0; in intel_dp_aux_xfer() local
H A Dintel_dpll.c373 const struct dpll *clock) in intel_pll_is_valid()
448 struct dpll clock; in i9xx_find_best_dpll() local
506 struct dpll clock; in pnv_find_best_dpll() local
562 struct dpll clock; in g4x_find_best_dpll() local
657 struct dpll clock; in vlv_find_best_dpll() local
716 struct dpll clock; in chv_find_best_dpll() local
787 const struct dpll *clock, in i9xx_update_pll_dividers()
807 const struct dpll *clock, in i9xx_compute_dpll()
886 const struct dpll *clock, in i8xx_compute_dpll()
1031 const struct dpll *clock, in ilk_update_pll_dividers()
[all …]
H A Dintel_dpll_mgr.c732 static unsigned hsw_wrpll_get_budget_for_freq(int clock) in hsw_wrpll_get_budget_for_freq()
857 hsw_ddi_calculate_wrpll(int clock /* in Hz */, in hsw_ddi_calculate_wrpll()
1000 int clock = crtc_state->port_clock; in hsw_ddi_lcpll_compute_dpll() local
1020 int clock = crtc_state->port_clock; in hsw_ddi_lcpll_get_dpll() local
1559 skl_ddi_calculate_wrpll(int clock /* in Hz */, in skl_ddi_calculate_wrpll()
2173 int clock = crtc_state->port_clock; in bxt_ddi_set_dpll_hw_state() local
2240 struct dpll clock; in bxt_ddi_pll_get_freq() local
2472 int clock; member
2565 int clock = crtc_state->port_clock; in icl_calc_dp_combo_pll() local
2858 int clock = crtc_state->port_clock; in icl_calc_mg_pll_state() local
H A Dintel_hdmi.c1831 int clock, bool respect_downstream_limits, in hdmi_port_clock_valid()
1879 int intel_hdmi_tmds_clock(int clock, int bpc, in intel_hdmi_tmds_clock()
1942 intel_hdmi_mode_clock_valid(struct drm_connector *connector, int clock, in intel_hdmi_mode_clock_valid()
1983 int clock = mode->clock; in intel_hdmi_mode_valid() local
2079 int clock, bool respect_downstream_limits) in intel_hdmi_compute_bpc()
2119 int bpc, clock = adjusted_mode->crtc_clock; in intel_hdmi_compute_clock() local
H A Dintel_pch_refclk.c140 static void lpt_compute_iclkip(struct iclkip_params *p, int clock) in lpt_compute_iclkip()
179 int clock = crtc_state->hw.adjusted_mode.crtc_clock; in lpt_program_iclkip() local
H A Dintel_sdvo.c1277 struct dpll *clock = &pipe_config->dpll; in i9xx_adjust_sdvo_tv_clock() local
1916 int clock = mode->clock; in intel_sdvo_mode_valid() local
H A Dintel_sdvo_regs.h78 u16 clock; /* pixel clock, in 10kHz units */ member
111 u16 clock; member
H A Dintel_snps_phy.c1982 int intel_snps_phy_check_hdmi_link_rate(int clock) in intel_snps_phy_check_hdmi_link_rate()
H A Dintel_tv.c317 u32 clock; member
995 int clock) in intel_tv_mode_to_mode()
H A Dintel_vblank.c138 u32 clock = mode->crtc_clock; in intel_crtc_scanlines_since_frame_timestamp() local

123456