Home
last modified time | relevance | path

Searched defs:cpu (Results 1 – 25 of 657) sorted by relevance

12345678910>>...27

/netbsd/external/cddl/osnet/dist/uts/common/sys/
H A Dcpuvar.h81 typedef struct cpu { struct
82 processorid_t cpu_id; /* CPU number */ argument
86 kthread_t *cpu_thread; /* current thread */ argument
113 struct cpu *cpu_prev_lpl; argument
192 char *cpu_brandstr; /* for printing */ argument
198 int32_t cpu_intr_weight; argument
199 void *cpu_vm_data; argument
234 uintptr_t cpu_m_pad; argument
437 #define CPUSET_FIND(set, cpu) { \ argument
496 #define CPUSET(cpu) (1UL << (cpu)) argument
[all …]
/netbsd/external/gpl3/gdb/dist/sim/d10v/
H A Dsimops.c639 OP_200 (SIM_DESC sd, SIM_CPU *cpu) in OP_200()
808 OP_201 (SIM_DESC sd, SIM_CPU *cpu) in OP_201()
825 OP_C00 (SIM_DESC sd, SIM_CPU *cpu) in OP_C00()
845 OP_C01 (SIM_DESC sd, SIM_CPU *cpu) in OP_C01()
876 OP_A01 (SIM_DESC sd, SIM_CPU *cpu) in OP_A01()
945 OP_801 (SIM_DESC sd, SIM_CPU *cpu) in OP_801()
956 OP_E01 (SIM_DESC sd, SIM_CPU *cpu) in OP_E01()
975 OP_600 (SIM_DESC sd, SIM_CPU *cpu) in OP_600()
995 OP_400 (SIM_DESC sd, SIM_CPU *cpu) in OP_400()
2956 OP_0 (SIM_DESC sd, SIM_CPU *cpu) in OP_0()
[all …]
/netbsd/external/gpl3/gdb.old/dist/sim/d10v/
H A Dsimops.c639 OP_200 (SIM_DESC sd, SIM_CPU *cpu) in OP_200()
808 OP_201 (SIM_DESC sd, SIM_CPU *cpu) in OP_201()
825 OP_C00 (SIM_DESC sd, SIM_CPU *cpu) in OP_C00()
845 OP_C01 (SIM_DESC sd, SIM_CPU *cpu) in OP_C01()
876 OP_A01 (SIM_DESC sd, SIM_CPU *cpu) in OP_A01()
945 OP_801 (SIM_DESC sd, SIM_CPU *cpu) in OP_801()
956 OP_E01 (SIM_DESC sd, SIM_CPU *cpu) in OP_E01()
975 OP_600 (SIM_DESC sd, SIM_CPU *cpu) in OP_600()
995 OP_400 (SIM_DESC sd, SIM_CPU *cpu) in OP_400()
2956 OP_0 (SIM_DESC sd, SIM_CPU *cpu) in OP_0()
[all …]
/netbsd/external/gpl3/gdb/dist/sim/aarch64/
H A Dcpustate.c157 aarch64_get_PC (sim_cpu *cpu) in aarch64_get_PC()
163 aarch64_get_next_PC (sim_cpu *cpu) in aarch64_get_next_PC()
192 aarch64_update_PC (sim_cpu *cpu) in aarch64_update_PC()
204 aarch64_save_LR (sim_cpu *cpu) in aarch64_save_LR()
241 aarch64_get_CPSR (sim_cpu *cpu) in aarch64_get_CPSR()
323 aarch64_get_FP_half (sim_cpu *cpu, VReg reg) in aarch64_get_FP_half()
338 aarch64_get_FP_float (sim_cpu *cpu, VReg reg) in aarch64_get_FP_float()
344 aarch64_get_FP_double (sim_cpu *cpu, VReg reg) in aarch64_get_FP_double()
589 aarch64_get_FPSR (sim_cpu *cpu) in aarch64_get_FPSR()
622 aarch64_get_thread_id (sim_cpu *cpu) in aarch64_get_thread_id()
[all …]
H A Dsimulator.c1526 ldxr (sim_cpu *cpu) in ldxr()
1554 stxr (sim_cpu *cpu) in stxr()
2344 adc32 (sim_cpu *cpu) in adc32()
2359 adc64 (sim_cpu *cpu) in adc64()
13429 br (sim_cpu *cpu) in br()
13438 blr (sim_cpu *cpu) in blr()
13467 ret (sim_cpu *cpu) in ret()
13486 nop (sim_cpu *cpu) in nop()
13494 dsb (sim_cpu *cpu) in dsb()
13502 dmb (sim_cpu *cpu) in dmb()
[all …]
/netbsd/external/gpl3/gdb.old/dist/sim/aarch64/
H A Dcpustate.c157 aarch64_get_PC (sim_cpu *cpu) in aarch64_get_PC()
163 aarch64_get_next_PC (sim_cpu *cpu) in aarch64_get_next_PC()
192 aarch64_update_PC (sim_cpu *cpu) in aarch64_update_PC()
204 aarch64_save_LR (sim_cpu *cpu) in aarch64_save_LR()
241 aarch64_get_CPSR (sim_cpu *cpu) in aarch64_get_CPSR()
323 aarch64_get_FP_half (sim_cpu *cpu, VReg reg) in aarch64_get_FP_half()
338 aarch64_get_FP_float (sim_cpu *cpu, VReg reg) in aarch64_get_FP_float()
344 aarch64_get_FP_double (sim_cpu *cpu, VReg reg) in aarch64_get_FP_double()
589 aarch64_get_FPSR (sim_cpu *cpu) in aarch64_get_FPSR()
622 aarch64_get_thread_id (sim_cpu *cpu) in aarch64_get_thread_id()
[all …]
H A Dsimulator.c1526 ldxr (sim_cpu *cpu) in ldxr()
1554 stxr (sim_cpu *cpu) in stxr()
2344 adc32 (sim_cpu *cpu) in adc32()
2359 adc64 (sim_cpu *cpu) in adc64()
13429 br (sim_cpu *cpu) in br()
13438 blr (sim_cpu *cpu) in blr()
13467 ret (sim_cpu *cpu) in ret()
13486 nop (sim_cpu *cpu) in nop()
13494 dsb (sim_cpu *cpu) in dsb()
13502 dmb (sim_cpu *cpu) in dmb()
[all …]
/netbsd/external/gpl3/gdb/dist/sim/common/
H A Dcgen-scache.h39 #define CPU_SCACHE_SIZE(cpu) ((cpu) -> cgen_cpu.scache.size) argument
42 #define CPU_SCACHE_CACHE(cpu) ((cpu) -> cgen_cpu.scache.cache) argument
83 #define CPU_SCACHE_HITS(cpu) ((cpu) -> cgen_cpu.scache.hits) argument
131 #define PROFILE_COUNT_SCACHE_HIT(cpu) \ argument
136 #define PROFILE_COUNT_SCACHE_MISS(cpu) \ argument
141 #define PROFILE_COUNT_SCACHE_CHAIN_LENGTH(cpu,length) \ argument
146 #define PROFILE_COUNT_SCACHE_FULL_FLUSH(cpu) \ argument
154 #define PROFILE_COUNT_SCACHE_HIT(cpu) argument
155 #define PROFILE_COUNT_SCACHE_MISS(cpu) argument
156 #define PROFILE_COUNT_SCACHE_CHAIN_LENGTH(cpu,length) argument
[all …]
H A Dcgen-par.c76 SIM_CPU *cpu, in sim_queue_fn_hi_write()
92 SIM_CPU *cpu, in sim_queue_fn_si_write()
108 SIM_CPU *cpu, in sim_queue_fn_sf_write()
124 SIM_CPU *cpu, in sim_queue_fn_di_write()
140 SIM_CPU *cpu, in sim_queue_fn_xi_write()
159 SIM_CPU *cpu, in sim_queue_fn_df_write()
175 SIM_CPU *cpu, in sim_queue_fn_pc_write()
252 SIM_CPU *cpu, in sim_queue_fn_mem_qi_write()
268 SIM_CPU *cpu, in sim_queue_fn_mem_hi_write()
284 SIM_CPU *cpu, in sim_queue_fn_mem_si_write()
[all …]
H A Dcgen-cpu.h36 #define CPU_RUNNING_P(cpu) ((cpu)->cgen_cpu.running_p) argument
41 #define CPU_INSN_COUNT(cpu) ((cpu)->cgen_cpu.insn_count) argument
45 #define CPU_FAST_ENGINE_FN(cpu) ((cpu)->cgen_cpu.fast_engine_fn) argument
47 #define CPU_FULL_ENGINE_FN(cpu) ((cpu)->cgen_cpu.full_engine_fn) argument
53 #define CPU_MAX_SLICE_INSNS(cpu) ((cpu)->cgen_cpu.max_slice_insns) argument
63 #define CPU_IDESC(cpu) ((cpu)->cgen_cpu.idesc) argument
78 #define CPU_CPU_DESC(cpu) ((cpu)->cgen_cpu.cpu_desc) argument
82 #define CPU_GET_IDATA(cpu) ((cpu)->cgen_cpu.get_idata) argument
86 #define CGEN_CPU_FPU(cpu) (& (cpu)->cgen_cpu.fpu) argument
90 #define CPU_DISASSEMBLER(cpu) ((cpu)->cgen_cpu.disassembler) argument
[all …]
H A Dsim-cpu.h49 #define CPU_STATE(cpu) ((cpu)->base.state) argument
53 #define CPU_INDEX(cpu) ((cpu)->base.index) argument
57 #define CPU_NAME(cpu) ((cpu)->base.name) argument
61 #define CPU_OPTIONS(cpu) ((cpu)->base.options) argument
65 #define CPU_CORE(cpu) (& (cpu)->base.core) argument
69 #define CPU_MAX_INSNS(cpu) ((cpu)->base.max_insns) argument
73 #define CPU_INSN_NAME(cpu) ((cpu)->base.insn_name) argument
97 #define CPU_DEBUG_FILE(cpu) ((cpu)->base.debug_file) argument
105 #define CPU_MACH(cpu) ((cpu)->base.mach) argument
108 #define CPU_MODEL(cpu) ((cpu)->base.model) argument
[all …]
/netbsd/external/gpl3/gdb.old/dist/sim/common/
H A Dcgen-scache.h39 #define CPU_SCACHE_SIZE(cpu) ((cpu) -> cgen_cpu.scache.size) argument
42 #define CPU_SCACHE_CACHE(cpu) ((cpu) -> cgen_cpu.scache.cache) argument
83 #define CPU_SCACHE_HITS(cpu) ((cpu) -> cgen_cpu.scache.hits) argument
131 #define PROFILE_COUNT_SCACHE_HIT(cpu) \ argument
136 #define PROFILE_COUNT_SCACHE_MISS(cpu) \ argument
141 #define PROFILE_COUNT_SCACHE_CHAIN_LENGTH(cpu,length) \ argument
146 #define PROFILE_COUNT_SCACHE_FULL_FLUSH(cpu) \ argument
154 #define PROFILE_COUNT_SCACHE_HIT(cpu) argument
155 #define PROFILE_COUNT_SCACHE_MISS(cpu) argument
156 #define PROFILE_COUNT_SCACHE_CHAIN_LENGTH(cpu,length) argument
[all …]
H A Dcgen-par.c76 SIM_CPU *cpu, in sim_queue_fn_hi_write()
92 SIM_CPU *cpu, in sim_queue_fn_si_write()
108 SIM_CPU *cpu, in sim_queue_fn_sf_write()
124 SIM_CPU *cpu, in sim_queue_fn_di_write()
140 SIM_CPU *cpu, in sim_queue_fn_xi_write()
159 SIM_CPU *cpu, in sim_queue_fn_df_write()
175 SIM_CPU *cpu, in sim_queue_fn_pc_write()
252 SIM_CPU *cpu, in sim_queue_fn_mem_qi_write()
268 SIM_CPU *cpu, in sim_queue_fn_mem_hi_write()
284 SIM_CPU *cpu, in sim_queue_fn_mem_si_write()
[all …]
H A Dcgen-cpu.h36 #define CPU_RUNNING_P(cpu) ((cpu)->cgen_cpu.running_p) argument
41 #define CPU_INSN_COUNT(cpu) ((cpu)->cgen_cpu.insn_count) argument
45 #define CPU_FAST_ENGINE_FN(cpu) ((cpu)->cgen_cpu.fast_engine_fn) argument
47 #define CPU_FULL_ENGINE_FN(cpu) ((cpu)->cgen_cpu.full_engine_fn) argument
53 #define CPU_MAX_SLICE_INSNS(cpu) ((cpu)->cgen_cpu.max_slice_insns) argument
63 #define CPU_IDESC(cpu) ((cpu)->cgen_cpu.idesc) argument
78 #define CPU_CPU_DESC(cpu) ((cpu)->cgen_cpu.cpu_desc) argument
82 #define CPU_GET_IDATA(cpu) ((cpu)->cgen_cpu.get_idata) argument
86 #define CGEN_CPU_FPU(cpu) (& (cpu)->cgen_cpu.fpu) argument
90 #define CPU_DISASSEMBLER(cpu) ((cpu)->cgen_cpu.disassembler) argument
[all …]
H A Dsim-cpu.h49 #define CPU_STATE(cpu) ((cpu)->base.state) argument
53 #define CPU_INDEX(cpu) ((cpu)->base.index) argument
57 #define CPU_NAME(cpu) ((cpu)->base.name) argument
61 #define CPU_OPTIONS(cpu) ((cpu)->base.options) argument
65 #define CPU_CORE(cpu) (& (cpu)->base.core) argument
69 #define CPU_MAX_INSNS(cpu) ((cpu)->base.max_insns) argument
73 #define CPU_INSN_NAME(cpu) ((cpu)->base.insn_name) argument
97 #define CPU_DEBUG_FILE(cpu) ((cpu)->base.debug_file) argument
105 #define CPU_MACH(cpu) ((cpu)->base.mach) argument
108 #define CPU_MODEL(cpu) ((cpu)->base.model) argument
[all …]
/netbsd/external/gpl3/gdb/dist/sim/m68hc11/
H A Dsim-main.h227 #define cpu_get_io_base(cpu) \ argument
229 #define cpu_get_reg_base(cpu) \ argument
244 #define cpu_get_tmp3(cpu) (0) argument
245 #define cpu_get_tmp2(cpu) (0) argument
253 #define cpu_set_tmp3(cpu, val) (0) argument
263 #define cpu_set_a(cpu, val) \ argument
265 #define cpu_set_b(cpu, val) \ argument
439 cpu_m68hc11_pop_uint8 (sim_cpu *cpu) in cpu_m68hc11_pop_uint8()
482 cpu_m68hc12_pop_uint8 (sim_cpu *cpu) in cpu_m68hc12_pop_uint8()
505 cpu_fetch8 (sim_cpu *cpu) in cpu_fetch8()
[all …]
H A Dm68hc11_sim.c98 cpu_call (sim_cpu *cpu, uint16 addr) in cpu_call()
105 cpu_return (sim_cpu *cpu) in cpu_return()
111 cpu_set_sp (sim_cpu *cpu, uint16 val) in cpu_set_sp()
117 cpu_get_reg (sim_cpu *cpu, uint8 reg) in cpu_get_reg()
489 cpu_reset (sim_cpu *cpu) in cpu_reset()
525 cpu_restart (sim_cpu *cpu) in cpu_restart()
614 cpu_fetch_relbranch (sim_cpu *cpu) in cpu_fetch_relbranch()
637 cpu_push_all (sim_cpu *cpu) in cpu_push_all()
659 cpu_dbcc (sim_cpu *cpu) in cpu_dbcc()
700 cpu_exg (sim_cpu *cpu, uint8 code) in cpu_exg()
[all …]
/netbsd/external/gpl3/gdb.old/dist/sim/m68hc11/
H A Dsim-main.h227 #define cpu_get_io_base(cpu) \ argument
229 #define cpu_get_reg_base(cpu) \ argument
244 #define cpu_get_tmp3(cpu) (0) argument
245 #define cpu_get_tmp2(cpu) (0) argument
253 #define cpu_set_tmp3(cpu, val) (0) argument
263 #define cpu_set_a(cpu, val) \ argument
265 #define cpu_set_b(cpu, val) \ argument
439 cpu_m68hc11_pop_uint8 (sim_cpu *cpu) in cpu_m68hc11_pop_uint8()
482 cpu_m68hc12_pop_uint8 (sim_cpu *cpu) in cpu_m68hc12_pop_uint8()
505 cpu_fetch8 (sim_cpu *cpu) in cpu_fetch8()
[all …]
H A Dm68hc11_sim.c98 cpu_call (sim_cpu *cpu, uint16 addr) in cpu_call()
105 cpu_return (sim_cpu *cpu) in cpu_return()
111 cpu_set_sp (sim_cpu *cpu, uint16 val) in cpu_set_sp()
117 cpu_get_reg (sim_cpu *cpu, uint8 reg) in cpu_get_reg()
489 cpu_reset (sim_cpu *cpu) in cpu_reset()
525 cpu_restart (sim_cpu *cpu) in cpu_restart()
614 cpu_fetch_relbranch (sim_cpu *cpu) in cpu_fetch_relbranch()
637 cpu_push_all (sim_cpu *cpu) in cpu_push_all()
659 cpu_dbcc (sim_cpu *cpu) in cpu_dbcc()
700 cpu_exg (sim_cpu *cpu, uint8 code) in cpu_exg()
[all …]
/netbsd/external/gpl3/gdb/dist/sim/cr16/
H A Dsimops.c545 OP_2C_8 (SIM_DESC sd, SIM_CPU *cpu) in OP_2C_8()
570 OP_2D_8 (SIM_DESC sd, SIM_CPU *cpu) in OP_2D_8()
582 OP_2E_8 (SIM_DESC sd, SIM_CPU *cpu) in OP_2E_8()
606 OP_2F_8 (SIM_DESC sd, SIM_CPU *cpu) in OP_2F_8()
618 OP_30_8 (SIM_DESC sd, SIM_CPU *cpu) in OP_30_8()
826 OP_4_8 (SIM_DESC sd, SIM_CPU *cpu) in OP_4_8()
841 OP_2_C (SIM_DESC sd, SIM_CPU *cpu) in OP_2_C()
922 OP_4_C (SIM_DESC sd, SIM_CPU *cpu) in OP_4_C()
944 OP_5_C (SIM_DESC sd, SIM_CPU *cpu) in OP_5_C()
966 OP_6_C (SIM_DESC sd, SIM_CPU *cpu) in OP_6_C()
[all …]
/netbsd/external/gpl3/gdb.old/dist/sim/cr16/
H A Dsimops.c545 OP_2C_8 (SIM_DESC sd, SIM_CPU *cpu) in OP_2C_8()
570 OP_2D_8 (SIM_DESC sd, SIM_CPU *cpu) in OP_2D_8()
582 OP_2E_8 (SIM_DESC sd, SIM_CPU *cpu) in OP_2E_8()
606 OP_2F_8 (SIM_DESC sd, SIM_CPU *cpu) in OP_2F_8()
618 OP_30_8 (SIM_DESC sd, SIM_CPU *cpu) in OP_30_8()
826 OP_4_8 (SIM_DESC sd, SIM_CPU *cpu) in OP_4_8()
841 OP_2_C (SIM_DESC sd, SIM_CPU *cpu) in OP_2_C()
922 OP_4_C (SIM_DESC sd, SIM_CPU *cpu) in OP_4_C()
944 OP_5_C (SIM_DESC sd, SIM_CPU *cpu) in OP_5_C()
966 OP_6_C (SIM_DESC sd, SIM_CPU *cpu) in OP_6_C()
[all …]
/netbsd/external/gpl3/gdb/dist/sim/frv/
H A Dprofile.c36 reset_gr_flags (SIM_CPU *cpu, INT gr) in reset_gr_flags()
46 reset_fr_flags (SIM_CPU *cpu, INT fr) in reset_fr_flags()
57 reset_acc_flags (SIM_CPU *cpu, INT acc) in reset_acc_flags()
67 reset_cc_flags (SIM_CPU *cpu, INT cc) in reset_cc_flags()
97 use_is_gr_complex (SIM_CPU *cpu, INT gr) in use_is_gr_complex()
343 activate_cache_requests (SIM_CPU *cpu) in activate_cache_requests()
600 run_caches (SIM_CPU *cpu, int cycles) in run_caches()
791 trace_vliw_wait_cycles (SIM_CPU *cpu) in trace_vliw_wait_cycles()
811 handle_resource_wait (SIM_CPU *cpu) in handle_resource_wait()
825 update_target_latencies (SIM_CPU *cpu) in update_target_latencies()
[all …]
H A Dprofile-fr450.c34 frvbf_model_fr450_u_exec (SIM_CPU *cpu, const IDESC *idesc, in frvbf_model_fr450_u_exec()
41 frvbf_model_fr450_u_integer (SIM_CPU *cpu, const IDESC *idesc, in frvbf_model_fr450_u_integer()
52 frvbf_model_fr450_u_imul (SIM_CPU *cpu, const IDESC *idesc, in frvbf_model_fr450_u_imul()
78 frvbf_model_fr450_u_idiv (SIM_CPU *cpu, const IDESC *idesc, in frvbf_model_fr450_u_idiv()
105 frvbf_model_fr450_u_branch (SIM_CPU *cpu, const IDESC *idesc, in frvbf_model_fr450_u_branch()
116 frvbf_model_fr450_u_trap (SIM_CPU *cpu, const IDESC *idesc, in frvbf_model_fr450_u_trap()
127 frvbf_model_fr450_u_check (SIM_CPU *cpu, const IDESC *idesc, in frvbf_model_fr450_u_check()
213 frvbf_model_fr450_u_swap (SIM_CPU *cpu, const IDESC *idesc, in frvbf_model_fr450_u_swap()
521 frvbf_model_fr450_u_ici (SIM_CPU *cpu, const IDESC *idesc, in frvbf_model_fr450_u_ici()
531 frvbf_model_fr450_u_dci (SIM_CPU *cpu, const IDESC *idesc, in frvbf_model_fr450_u_dci()
[all …]
/netbsd/external/gpl3/gdb.old/dist/sim/frv/
H A Dprofile.c36 reset_gr_flags (SIM_CPU *cpu, INT gr) in reset_gr_flags()
46 reset_fr_flags (SIM_CPU *cpu, INT fr) in reset_fr_flags()
57 reset_acc_flags (SIM_CPU *cpu, INT acc) in reset_acc_flags()
67 reset_cc_flags (SIM_CPU *cpu, INT cc) in reset_cc_flags()
97 use_is_gr_complex (SIM_CPU *cpu, INT gr) in use_is_gr_complex()
343 activate_cache_requests (SIM_CPU *cpu) in activate_cache_requests()
600 run_caches (SIM_CPU *cpu, int cycles) in run_caches()
791 trace_vliw_wait_cycles (SIM_CPU *cpu) in trace_vliw_wait_cycles()
811 handle_resource_wait (SIM_CPU *cpu) in handle_resource_wait()
825 update_target_latencies (SIM_CPU *cpu) in update_target_latencies()
[all …]
H A Dprofile-fr450.c34 frvbf_model_fr450_u_exec (SIM_CPU *cpu, const IDESC *idesc, in frvbf_model_fr450_u_exec()
41 frvbf_model_fr450_u_integer (SIM_CPU *cpu, const IDESC *idesc, in frvbf_model_fr450_u_integer()
52 frvbf_model_fr450_u_imul (SIM_CPU *cpu, const IDESC *idesc, in frvbf_model_fr450_u_imul()
78 frvbf_model_fr450_u_idiv (SIM_CPU *cpu, const IDESC *idesc, in frvbf_model_fr450_u_idiv()
105 frvbf_model_fr450_u_branch (SIM_CPU *cpu, const IDESC *idesc, in frvbf_model_fr450_u_branch()
116 frvbf_model_fr450_u_trap (SIM_CPU *cpu, const IDESC *idesc, in frvbf_model_fr450_u_trap()
127 frvbf_model_fr450_u_check (SIM_CPU *cpu, const IDESC *idesc, in frvbf_model_fr450_u_check()
213 frvbf_model_fr450_u_swap (SIM_CPU *cpu, const IDESC *idesc, in frvbf_model_fr450_u_swap()
521 frvbf_model_fr450_u_ici (SIM_CPU *cpu, const IDESC *idesc, in frvbf_model_fr450_u_ici()
531 frvbf_model_fr450_u_dci (SIM_CPU *cpu, const IDESC *idesc, in frvbf_model_fr450_u_dci()
[all …]

12345678910>>...27