xref: /dragonfly/sys/dev/netif/ix/ixgbe_type.h (revision dd5ce676)
1 /******************************************************************************
2 
3   Copyright (c) 2001-2017, Intel Corporation
4   All rights reserved.
5 
6   Redistribution and use in source and binary forms, with or without
7   modification, are permitted provided that the following conditions are met:
8 
9    1. Redistributions of source code must retain the above copyright notice,
10       this list of conditions and the following disclaimer.
11 
12    2. Redistributions in binary form must reproduce the above copyright
13       notice, this list of conditions and the following disclaimer in the
14       documentation and/or other materials provided with the distribution.
15 
16    3. Neither the name of the Intel Corporation nor the names of its
17       contributors may be used to endorse or promote products derived from
18       this software without specific prior written permission.
19 
20   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23   ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
24   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
30   POSSIBILITY OF SUCH DAMAGE.
31 
32 ******************************************************************************/
33 /*$FreeBSD$*/
34 
35 #ifndef _IXGBE_TYPE_H_
36 #define _IXGBE_TYPE_H_
37 
38 /*
39  * The following is a brief description of the error categories used by the
40  * ERROR_REPORT* macros.
41  *
42  * - IXGBE_ERROR_INVALID_STATE
43  * This category is for errors which represent a serious failure state that is
44  * unexpected, and could be potentially harmful to device operation. It should
45  * not be used for errors relating to issues that can be worked around or
46  * ignored.
47  *
48  * - IXGBE_ERROR_POLLING
49  * This category is for errors related to polling/timeout issues and should be
50  * used in any case where the timeout occurred, or a failure to obtain a lock, or
51  * failure to receive data within the time limit.
52  *
53  * - IXGBE_ERROR_CAUTION
54  * This category should be used for reporting issues that may be the cause of
55  * other errors, such as temperature warnings. It should indicate an event which
56  * could be serious, but hasn't necessarily caused problems yet.
57  *
58  * - IXGBE_ERROR_SOFTWARE
59  * This category is intended for errors due to software state preventing
60  * something. The category is not intended for errors due to bad arguments, or
61  * due to unsupported features. It should be used when a state occurs which
62  * prevents action but is not a serious issue.
63  *
64  * - IXGBE_ERROR_ARGUMENT
65  * This category is for when a bad or invalid argument is passed. It should be
66  * used whenever a function is called and error checking has detected the
67  * argument is wrong or incorrect.
68  *
69  * - IXGBE_ERROR_UNSUPPORTED
70  * This category is for errors which are due to unsupported circumstances or
71  * configuration issues. It should not be used when the issue is due to an
72  * invalid argument, but for when something has occurred that is unsupported
73  * (Ex: Flow control autonegotiation or an unsupported SFP+ module.)
74  */
75 
76 #include "ixgbe_osdep.h"
77 
78 /* Override this by setting IOMEM in your ixgbe_osdep.h header */
79 #define IOMEM
80 
81 /* Vendor ID */
82 #define IXGBE_INTEL_VENDOR_ID			0x8086
83 
84 /* Device IDs */
85 #define IXGBE_DEV_ID_82598			0x10B6
86 #define IXGBE_DEV_ID_82598_BX			0x1508
87 #define IXGBE_DEV_ID_82598AF_DUAL_PORT		0x10C6
88 #define IXGBE_DEV_ID_82598AF_SINGLE_PORT	0x10C7
89 #define IXGBE_DEV_ID_82598AT			0x10C8
90 #define IXGBE_DEV_ID_82598AT2			0x150B
91 #define IXGBE_DEV_ID_82598EB_SFP_LOM		0x10DB
92 #define IXGBE_DEV_ID_82598EB_CX4		0x10DD
93 #define IXGBE_DEV_ID_82598_CX4_DUAL_PORT	0x10EC
94 #define IXGBE_DEV_ID_82598_DA_DUAL_PORT		0x10F1
95 #define IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM	0x10E1
96 #define IXGBE_DEV_ID_82598EB_XF_LR		0x10F4
97 #define IXGBE_DEV_ID_82599_KX4			0x10F7
98 #define IXGBE_DEV_ID_82599_KX4_MEZZ		0x1514
99 #define IXGBE_DEV_ID_82599_KR			0x1517
100 #define IXGBE_DEV_ID_82599_COMBO_BACKPLANE	0x10F8
101 #define IXGBE_SUBDEV_ID_82599_KX4_KR_MEZZ	0x000C
102 #define IXGBE_DEV_ID_82599_CX4			0x10F9
103 #define IXGBE_DEV_ID_82599_SFP			0x10FB
104 #define IXGBE_SUBDEV_ID_82599_SFP		0x11A9
105 #define IXGBE_SUBDEV_ID_82599_SFP_WOL0		0x1071
106 #define IXGBE_SUBDEV_ID_82599_RNDC		0x1F72
107 #define IXGBE_SUBDEV_ID_82599_560FLR		0x17D0
108 #define IXGBE_SUBDEV_ID_82599_ECNA_DP		0x0470
109 #define IXGBE_SUBDEV_ID_82599_SP_560FLR		0x211B
110 #define IXGBE_SUBDEV_ID_82599_LOM_SNAP6		0x2159
111 #define IXGBE_SUBDEV_ID_82599_SFP_1OCP		0x000D
112 #define IXGBE_SUBDEV_ID_82599_SFP_2OCP		0x0008
113 #define IXGBE_SUBDEV_ID_82599_SFP_LOM_OEM1	0x8976
114 #define IXGBE_SUBDEV_ID_82599_SFP_LOM_OEM2	0x06EE
115 #define IXGBE_DEV_ID_82599_BACKPLANE_FCOE	0x152A
116 #define IXGBE_DEV_ID_82599_SFP_FCOE		0x1529
117 #define IXGBE_DEV_ID_82599_SFP_EM		0x1507
118 #define IXGBE_DEV_ID_82599_SFP_SF2		0x154D
119 #define IXGBE_DEV_ID_82599_SFP_SF_QP		0x154A
120 #define IXGBE_DEV_ID_82599_QSFP_SF_QP		0x1558
121 #define IXGBE_DEV_ID_82599EN_SFP		0x1557
122 #define IXGBE_SUBDEV_ID_82599EN_SFP_OCP1	0x0001
123 #define IXGBE_DEV_ID_82599_XAUI_LOM		0x10FC
124 #define IXGBE_DEV_ID_82599_T3_LOM		0x151C
125 #define IXGBE_DEV_ID_82599_BYPASS		0x155D
126 #define IXGBE_DEV_ID_X540T			0x1528
127 #define IXGBE_DEV_ID_X540_BYPASS		0x155C
128 #define IXGBE_DEV_ID_X540T1			0x1560
129 #define IXGBE_DEV_ID_X550T			0x1563
130 #define IXGBE_DEV_ID_X550T1			0x15D1
131 /* Placeholder value, pending official value. */
132 #define IXGBE_DEV_ID_X550EM_A_KR		0x15C2
133 #define IXGBE_DEV_ID_X550EM_A_KR_L		0x15C3
134 #define IXGBE_DEV_ID_X550EM_A_SFP_N		0x15C4
135 #define IXGBE_DEV_ID_X550EM_A_SGMII		0x15C6
136 #define IXGBE_DEV_ID_X550EM_A_SGMII_L		0x15C7
137 #define IXGBE_DEV_ID_X550EM_A_10G_T		0x15C8
138 #define IXGBE_DEV_ID_X550EM_A_QSFP		0x15CA
139 #define IXGBE_DEV_ID_X550EM_A_QSFP_N		0x15CC
140 #define IXGBE_DEV_ID_X550EM_A_SFP		0x15CE
141 #define IXGBE_DEV_ID_X550EM_A_1G_T		0x15E4
142 #define IXGBE_DEV_ID_X550EM_A_1G_T_L		0x15E5
143 #define IXGBE_DEV_ID_X550EM_X_KX4		0x15AA
144 #define IXGBE_DEV_ID_X550EM_X_KR		0x15AB
145 #define IXGBE_DEV_ID_X550EM_X_SFP		0x15AC
146 #define IXGBE_DEV_ID_X550EM_X_10G_T		0x15AD
147 #define IXGBE_DEV_ID_X550EM_X_1G_T		0x15AE
148 #define IXGBE_DEV_ID_X550EM_X_XFI		0x15B0
149 
150 #define IXGBE_CAT(r,m) IXGBE_##r##m
151 
152 #define IXGBE_BY_MAC(_hw, r) ((_hw)->mvals[IXGBE_CAT(r, _IDX)])
153 
154 /* General Registers */
155 #define IXGBE_CTRL		0x00000
156 #define IXGBE_STATUS		0x00008
157 #define IXGBE_CTRL_EXT		0x00018
158 #define IXGBE_ESDP		0x00020
159 #define IXGBE_EODSDP		0x00028
160 #define IXGBE_I2CCTL_82599	0x00028
161 #define IXGBE_I2CCTL		IXGBE_I2CCTL_82599
162 #define IXGBE_I2CCTL_X540	IXGBE_I2CCTL_82599
163 #define IXGBE_I2CCTL_X550	0x15F5C
164 #define IXGBE_I2CCTL_X550EM_x	IXGBE_I2CCTL_X550
165 #define IXGBE_I2CCTL_X550EM_a	IXGBE_I2CCTL_X550
166 #define IXGBE_I2CCTL_BY_MAC(_hw) IXGBE_BY_MAC((_hw), I2CCTL)
167 #define IXGBE_PHY_GPIO		0x00028
168 #define IXGBE_MAC_GPIO		0x00030
169 #define IXGBE_PHYINT_STATUS0	0x00100
170 #define IXGBE_PHYINT_STATUS1	0x00104
171 #define IXGBE_PHYINT_STATUS2	0x00108
172 #define IXGBE_LEDCTL		0x00200
173 #define IXGBE_FRTIMER		0x00048
174 #define IXGBE_TCPTIMER		0x0004C
175 #define IXGBE_CORESPARE		0x00600
176 #define IXGBE_EXVET		0x05078
177 
178 /* NVM Registers */
179 #define IXGBE_EEC		0x10010
180 #define IXGBE_EEC_X540		IXGBE_EEC
181 #define IXGBE_EEC_X550		IXGBE_EEC
182 #define IXGBE_EEC_X550EM_x	IXGBE_EEC
183 #define IXGBE_EEC_X550EM_a	0x15FF8
184 #define IXGBE_EEC_BY_MAC(_hw)	IXGBE_BY_MAC((_hw), EEC)
185 
186 #define IXGBE_EERD		0x10014
187 #define IXGBE_EEWR		0x10018
188 
189 #define IXGBE_FLA		0x1001C
190 #define IXGBE_FLA_X540		IXGBE_FLA
191 #define IXGBE_FLA_X550		IXGBE_FLA
192 #define IXGBE_FLA_X550EM_x	IXGBE_FLA
193 #define IXGBE_FLA_X550EM_a	0x15F68
194 #define IXGBE_FLA_BY_MAC(_hw)	IXGBE_BY_MAC((_hw), FLA)
195 
196 #define IXGBE_EEMNGCTL	0x10110
197 #define IXGBE_EEMNGDATA	0x10114
198 #define IXGBE_FLMNGCTL	0x10118
199 #define IXGBE_FLMNGDATA	0x1011C
200 #define IXGBE_FLMNGCNT	0x10120
201 #define IXGBE_FLOP	0x1013C
202 
203 #define IXGBE_GRC		0x10200
204 #define IXGBE_GRC_X540		IXGBE_GRC
205 #define IXGBE_GRC_X550		IXGBE_GRC
206 #define IXGBE_GRC_X550EM_x	IXGBE_GRC
207 #define IXGBE_GRC_X550EM_a	0x15F64
208 #define IXGBE_GRC_BY_MAC(_hw)	IXGBE_BY_MAC((_hw), GRC)
209 
210 #define IXGBE_SRAMREL		0x10210
211 #define IXGBE_SRAMREL_X540	IXGBE_SRAMREL
212 #define IXGBE_SRAMREL_X550	IXGBE_SRAMREL
213 #define IXGBE_SRAMREL_X550EM_x	IXGBE_SRAMREL
214 #define IXGBE_SRAMREL_X550EM_a	0x15F6C
215 #define IXGBE_SRAMREL_BY_MAC(_hw)	IXGBE_BY_MAC((_hw), SRAMREL)
216 
217 #define IXGBE_PHYDBG	0x10218
218 
219 /* General Receive Control */
220 #define IXGBE_GRC_MNG	0x00000001 /* Manageability Enable */
221 #define IXGBE_GRC_APME	0x00000002 /* APM enabled in EEPROM */
222 
223 #define IXGBE_VPDDIAG0	0x10204
224 #define IXGBE_VPDDIAG1	0x10208
225 
226 /* I2CCTL Bit Masks */
227 #define IXGBE_I2C_CLK_IN		0x00000001
228 #define IXGBE_I2C_CLK_IN_X540		IXGBE_I2C_CLK_IN
229 #define IXGBE_I2C_CLK_IN_X550		0x00004000
230 #define IXGBE_I2C_CLK_IN_X550EM_x	IXGBE_I2C_CLK_IN_X550
231 #define IXGBE_I2C_CLK_IN_X550EM_a	IXGBE_I2C_CLK_IN_X550
232 #define IXGBE_I2C_CLK_IN_BY_MAC(_hw)	IXGBE_BY_MAC((_hw), I2C_CLK_IN)
233 
234 #define IXGBE_I2C_CLK_OUT		0x00000002
235 #define IXGBE_I2C_CLK_OUT_X540		IXGBE_I2C_CLK_OUT
236 #define IXGBE_I2C_CLK_OUT_X550		0x00000200
237 #define IXGBE_I2C_CLK_OUT_X550EM_x	IXGBE_I2C_CLK_OUT_X550
238 #define IXGBE_I2C_CLK_OUT_X550EM_a	IXGBE_I2C_CLK_OUT_X550
239 #define IXGBE_I2C_CLK_OUT_BY_MAC(_hw)	IXGBE_BY_MAC((_hw), I2C_CLK_OUT)
240 
241 #define IXGBE_I2C_DATA_IN		0x00000004
242 #define IXGBE_I2C_DATA_IN_X540		IXGBE_I2C_DATA_IN
243 #define IXGBE_I2C_DATA_IN_X550		0x00001000
244 #define IXGBE_I2C_DATA_IN_X550EM_x	IXGBE_I2C_DATA_IN_X550
245 #define IXGBE_I2C_DATA_IN_X550EM_a	IXGBE_I2C_DATA_IN_X550
246 #define IXGBE_I2C_DATA_IN_BY_MAC(_hw)	IXGBE_BY_MAC((_hw), I2C_DATA_IN)
247 
248 #define IXGBE_I2C_DATA_OUT		0x00000008
249 #define IXGBE_I2C_DATA_OUT_X540		IXGBE_I2C_DATA_OUT
250 #define IXGBE_I2C_DATA_OUT_X550		0x00000400
251 #define IXGBE_I2C_DATA_OUT_X550EM_x	IXGBE_I2C_DATA_OUT_X550
252 #define IXGBE_I2C_DATA_OUT_X550EM_a	IXGBE_I2C_DATA_OUT_X550
253 #define IXGBE_I2C_DATA_OUT_BY_MAC(_hw)	IXGBE_BY_MAC((_hw), I2C_DATA_OUT)
254 
255 #define IXGBE_I2C_DATA_OE_N_EN		0
256 #define IXGBE_I2C_DATA_OE_N_EN_X540	IXGBE_I2C_DATA_OE_N_EN
257 #define IXGBE_I2C_DATA_OE_N_EN_X550	0x00000800
258 #define IXGBE_I2C_DATA_OE_N_EN_X550EM_x	IXGBE_I2C_DATA_OE_N_EN_X550
259 #define IXGBE_I2C_DATA_OE_N_EN_X550EM_a	IXGBE_I2C_DATA_OE_N_EN_X550
260 #define IXGBE_I2C_DATA_OE_N_EN_BY_MAC(_hw) IXGBE_BY_MAC((_hw), I2C_DATA_OE_N_EN)
261 
262 #define IXGBE_I2C_BB_EN			0
263 #define IXGBE_I2C_BB_EN_X540		IXGBE_I2C_BB_EN
264 #define IXGBE_I2C_BB_EN_X550		0x00000100
265 #define IXGBE_I2C_BB_EN_X550EM_x	IXGBE_I2C_BB_EN_X550
266 #define IXGBE_I2C_BB_EN_X550EM_a	IXGBE_I2C_BB_EN_X550
267 #define IXGBE_I2C_BB_EN_BY_MAC(_hw)	IXGBE_BY_MAC((_hw), I2C_BB_EN)
268 
269 #define IXGBE_I2C_CLK_OE_N_EN		0
270 #define IXGBE_I2C_CLK_OE_N_EN_X540	IXGBE_I2C_CLK_OE_N_EN
271 #define IXGBE_I2C_CLK_OE_N_EN_X550	0x00002000
272 #define IXGBE_I2C_CLK_OE_N_EN_X550EM_x	IXGBE_I2C_CLK_OE_N_EN_X550
273 #define IXGBE_I2C_CLK_OE_N_EN_X550EM_a	IXGBE_I2C_CLK_OE_N_EN_X550
274 #define IXGBE_I2C_CLK_OE_N_EN_BY_MAC(_hw) IXGBE_BY_MAC((_hw), I2C_CLK_OE_N_EN)
275 #define IXGBE_I2C_CLOCK_STRETCHING_TIMEOUT	500
276 
277 
278 
279 #define NVM_OROM_OFFSET		0x17
280 #define NVM_OROM_BLK_LOW	0x83
281 #define NVM_OROM_BLK_HI		0x84
282 #define NVM_OROM_PATCH_MASK	0xFF
283 #define NVM_OROM_SHIFT		8
284 
285 #define NVM_VER_MASK		0x00FF /* version mask */
286 #define NVM_VER_SHIFT		8     /* version bit shift */
287 #define NVM_OEM_PROD_VER_PTR	0x1B  /* OEM Product version block pointer */
288 #define NVM_OEM_PROD_VER_CAP_OFF 0x1  /* OEM Product version format offset */
289 #define NVM_OEM_PROD_VER_OFF_L	0x2   /* OEM Product version offset low */
290 #define NVM_OEM_PROD_VER_OFF_H	0x3   /* OEM Product version offset high */
291 #define NVM_OEM_PROD_VER_CAP_MASK 0xF /* OEM Product version cap mask */
292 #define NVM_OEM_PROD_VER_MOD_LEN 0x3  /* OEM Product version module length */
293 #define NVM_ETK_OFF_LOW		0x2D  /* version low order word */
294 #define NVM_ETK_OFF_HI		0x2E  /* version high order word */
295 #define NVM_ETK_SHIFT		16    /* high version word shift */
296 #define NVM_VER_INVALID		0xFFFF
297 #define NVM_ETK_VALID		0x8000
298 #define NVM_INVALID_PTR		0xFFFF
299 #define NVM_VER_SIZE		32    /* version sting size */
300 
301 struct ixgbe_nvm_version {
302 	u32 etk_id;
303 	u8  nvm_major;
304 	u16 nvm_minor;
305 	u8  nvm_id;
306 
307 	bool oem_valid;
308 	u8   oem_major;
309 	u8   oem_minor;
310 	u16  oem_release;
311 
312 	bool or_valid;
313 	u8  or_major;
314 	u16 or_build;
315 	u8  or_patch;
316 
317 };
318 
319 /* Interrupt Registers */
320 #define IXGBE_EICR		0x00800
321 #define IXGBE_EICS		0x00808
322 #define IXGBE_EIMS		0x00880
323 #define IXGBE_EIMC		0x00888
324 #define IXGBE_EIAC		0x00810
325 #define IXGBE_EIAM		0x00890
326 #define IXGBE_EICS_EX(_i)	(0x00A90 + (_i) * 4)
327 #define IXGBE_EIMS_EX(_i)	(0x00AA0 + (_i) * 4)
328 #define IXGBE_EIMC_EX(_i)	(0x00AB0 + (_i) * 4)
329 #define IXGBE_EIAM_EX(_i)	(0x00AD0 + (_i) * 4)
330 /* 82599 EITR is only 12 bits, with the lower 3 always zero */
331 /*
332  * 82598 EITR is 16 bits but set the limits based on the max
333  * supported by all ixgbe hardware
334  */
335 #define IXGBE_MAX_INT_RATE	488281
336 #define IXGBE_MIN_INT_RATE	956
337 #define IXGBE_MAX_EITR		0x00000FF8
338 #define IXGBE_MIN_EITR		8
339 #define IXGBE_EITR(_i)		(((_i) <= 23) ? (0x00820 + ((_i) * 4)) : \
340 				 (0x012300 + (((_i) - 24) * 4)))
341 #define IXGBE_EITR_ITR_INT_MASK	0x00000FF8
342 #define IXGBE_EITR_LLI_MOD	0x00008000
343 #define IXGBE_EITR_CNT_WDIS	0x80000000
344 #define IXGBE_IVAR(_i)		(0x00900 + ((_i) * 4)) /* 24 at 0x900-0x960 */
345 #define IXGBE_IVAR_MISC		0x00A00 /* misc MSI-X interrupt causes */
346 #define IXGBE_EITRSEL		0x00894
347 #define IXGBE_MSIXT		0x00000 /* MSI-X Table. 0x0000 - 0x01C */
348 #define IXGBE_MSIXPBA		0x02000 /* MSI-X Pending bit array */
349 #define IXGBE_PBACL(_i)	(((_i) == 0) ? (0x11068) : (0x110C0 + ((_i) * 4)))
350 #define IXGBE_GPIE		0x00898
351 
352 /* Flow Control Registers */
353 #define IXGBE_FCADBUL		0x03210
354 #define IXGBE_FCADBUH		0x03214
355 #define IXGBE_FCAMACL		0x04328
356 #define IXGBE_FCAMACH		0x0432C
357 #define IXGBE_FCRTH_82599(_i)	(0x03260 + ((_i) * 4)) /* 8 of these (0-7) */
358 #define IXGBE_FCRTL_82599(_i)	(0x03220 + ((_i) * 4)) /* 8 of these (0-7) */
359 #define IXGBE_PFCTOP		0x03008
360 #define IXGBE_FCTTV(_i)		(0x03200 + ((_i) * 4)) /* 4 of these (0-3) */
361 #define IXGBE_FCRTL(_i)		(0x03220 + ((_i) * 8)) /* 8 of these (0-7) */
362 #define IXGBE_FCRTH(_i)		(0x03260 + ((_i) * 8)) /* 8 of these (0-7) */
363 #define IXGBE_FCRTV		0x032A0
364 #define IXGBE_FCCFG		0x03D00
365 #define IXGBE_TFCS		0x0CE00
366 
367 /* Receive DMA Registers */
368 #define IXGBE_RDBAL(_i)	(((_i) < 64) ? (0x01000 + ((_i) * 0x40)) : \
369 			 (0x0D000 + (((_i) - 64) * 0x40)))
370 #define IXGBE_RDBAH(_i)	(((_i) < 64) ? (0x01004 + ((_i) * 0x40)) : \
371 			 (0x0D004 + (((_i) - 64) * 0x40)))
372 #define IXGBE_RDLEN(_i)	(((_i) < 64) ? (0x01008 + ((_i) * 0x40)) : \
373 			 (0x0D008 + (((_i) - 64) * 0x40)))
374 #define IXGBE_RDH(_i)	(((_i) < 64) ? (0x01010 + ((_i) * 0x40)) : \
375 			 (0x0D010 + (((_i) - 64) * 0x40)))
376 #define IXGBE_RDT(_i)	(((_i) < 64) ? (0x01018 + ((_i) * 0x40)) : \
377 			 (0x0D018 + (((_i) - 64) * 0x40)))
378 #define IXGBE_RXDCTL(_i)	(((_i) < 64) ? (0x01028 + ((_i) * 0x40)) : \
379 				 (0x0D028 + (((_i) - 64) * 0x40)))
380 #define IXGBE_RSCCTL(_i)	(((_i) < 64) ? (0x0102C + ((_i) * 0x40)) : \
381 				 (0x0D02C + (((_i) - 64) * 0x40)))
382 #define IXGBE_RSCDBU	0x03028
383 #define IXGBE_RDDCC	0x02F20
384 #define IXGBE_RXMEMWRAP	0x03190
385 #define IXGBE_STARCTRL	0x03024
386 /*
387  * Split and Replication Receive Control Registers
388  * 00-15 : 0x02100 + n*4
389  * 16-64 : 0x01014 + n*0x40
390  * 64-127: 0x0D014 + (n-64)*0x40
391  */
392 #define IXGBE_SRRCTL(_i)	(((_i) <= 15) ? (0x02100 + ((_i) * 4)) : \
393 				 (((_i) < 64) ? (0x01014 + ((_i) * 0x40)) : \
394 				 (0x0D014 + (((_i) - 64) * 0x40))))
395 /*
396  * Rx DCA Control Register:
397  * 00-15 : 0x02200 + n*4
398  * 16-64 : 0x0100C + n*0x40
399  * 64-127: 0x0D00C + (n-64)*0x40
400  */
401 #define IXGBE_DCA_RXCTRL(_i)	(((_i) <= 15) ? (0x02200 + ((_i) * 4)) : \
402 				 (((_i) < 64) ? (0x0100C + ((_i) * 0x40)) : \
403 				 (0x0D00C + (((_i) - 64) * 0x40))))
404 #define IXGBE_RDRXCTL		0x02F00
405 /* 8 of these 0x03C00 - 0x03C1C */
406 #define IXGBE_RXPBSIZE(_i)	(0x03C00 + ((_i) * 4))
407 #define IXGBE_RXCTRL		0x03000
408 #define IXGBE_DROPEN		0x03D04
409 #define IXGBE_RXPBSIZE_SHIFT	10
410 #define IXGBE_RXPBSIZE_MASK	0x000FFC00
411 
412 /* Receive Registers */
413 #define IXGBE_RXCSUM		0x05000
414 #define IXGBE_RFCTL		0x05008
415 #define IXGBE_DRECCCTL		0x02F08
416 #define IXGBE_DRECCCTL_DISABLE	0
417 #define IXGBE_DRECCCTL2		0x02F8C
418 
419 /* Multicast Table Array - 128 entries */
420 #define IXGBE_MTA(_i)		(0x05200 + ((_i) * 4))
421 #define IXGBE_RAL(_i)		(((_i) <= 15) ? (0x05400 + ((_i) * 8)) : \
422 				 (0x0A200 + ((_i) * 8)))
423 #define IXGBE_RAH(_i)		(((_i) <= 15) ? (0x05404 + ((_i) * 8)) : \
424 				 (0x0A204 + ((_i) * 8)))
425 #define IXGBE_MPSAR_LO(_i)	(0x0A600 + ((_i) * 8))
426 #define IXGBE_MPSAR_HI(_i)	(0x0A604 + ((_i) * 8))
427 /* Packet split receive type */
428 #define IXGBE_PSRTYPE(_i)	(((_i) <= 15) ? (0x05480 + ((_i) * 4)) : \
429 				 (0x0EA00 + ((_i) * 4)))
430 /* array of 4096 1-bit vlan filters */
431 #define IXGBE_VFTA(_i)		(0x0A000 + ((_i) * 4))
432 /*array of 4096 4-bit vlan vmdq indices */
433 #define IXGBE_VFTAVIND(_j, _i)	(0x0A200 + ((_j) * 0x200) + ((_i) * 4))
434 #define IXGBE_FCTRL		0x05080
435 #define IXGBE_VLNCTRL		0x05088
436 #define IXGBE_MCSTCTRL		0x05090
437 #define IXGBE_MRQC		0x05818
438 #define IXGBE_SAQF(_i)	(0x0E000 + ((_i) * 4)) /* Source Address Queue Filter */
439 #define IXGBE_DAQF(_i)	(0x0E200 + ((_i) * 4)) /* Dest. Address Queue Filter */
440 #define IXGBE_SDPQF(_i)	(0x0E400 + ((_i) * 4)) /* Src Dest. Addr Queue Filter */
441 #define IXGBE_FTQF(_i)	(0x0E600 + ((_i) * 4)) /* Five Tuple Queue Filter */
442 #define IXGBE_ETQF(_i)	(0x05128 + ((_i) * 4)) /* EType Queue Filter */
443 #define IXGBE_ETQS(_i)	(0x0EC00 + ((_i) * 4)) /* EType Queue Select */
444 #define IXGBE_SYNQF	0x0EC30 /* SYN Packet Queue Filter */
445 #define IXGBE_RQTC	0x0EC70
446 #define IXGBE_MTQC	0x08120
447 #define IXGBE_VLVF(_i)	(0x0F100 + ((_i) * 4))  /* 64 of these (0-63) */
448 #define IXGBE_VLVFB(_i)	(0x0F200 + ((_i) * 4))  /* 128 of these (0-127) */
449 #define IXGBE_VMVIR(_i)	(0x08000 + ((_i) * 4))  /* 64 of these (0-63) */
450 #define IXGBE_PFFLPL		0x050B0
451 #define IXGBE_PFFLPH		0x050B4
452 #define IXGBE_VT_CTL		0x051B0
453 #define IXGBE_PFMAILBOX(_i)	(0x04B00 + (4 * (_i))) /* 64 total */
454 /* 64 Mailboxes, 16 DW each */
455 #define IXGBE_PFMBMEM(_i)	(0x13000 + (64 * (_i)))
456 #define IXGBE_PFMBICR(_i)	(0x00710 + (4 * (_i))) /* 4 total */
457 #define IXGBE_PFMBIMR(_i)	(0x00720 + (4 * (_i))) /* 4 total */
458 #define IXGBE_VFRE(_i)		(0x051E0 + ((_i) * 4))
459 #define IXGBE_VFTE(_i)		(0x08110 + ((_i) * 4))
460 #define IXGBE_VMECM(_i)		(0x08790 + ((_i) * 4))
461 #define IXGBE_QDE		0x2F04
462 #define IXGBE_VMTXSW(_i)	(0x05180 + ((_i) * 4)) /* 2 total */
463 #define IXGBE_VMOLR(_i)		(0x0F000 + ((_i) * 4)) /* 64 total */
464 #define IXGBE_UTA(_i)		(0x0F400 + ((_i) * 4))
465 #define IXGBE_MRCTL(_i)		(0x0F600 + ((_i) * 4))
466 #define IXGBE_VMRVLAN(_i)	(0x0F610 + ((_i) * 4))
467 #define IXGBE_VMRVM(_i)		(0x0F630 + ((_i) * 4))
468 #define IXGBE_LVMMC_RX		0x2FA8
469 #define IXGBE_LVMMC_TX		0x8108
470 #define IXGBE_LMVM_RX		0x2FA4
471 #define IXGBE_LMVM_TX		0x8124
472 #define IXGBE_WQBR_RX(_i)	(0x2FB0 + ((_i) * 4)) /* 4 total */
473 #define IXGBE_WQBR_TX(_i)	(0x8130 + ((_i) * 4)) /* 4 total */
474 #define IXGBE_L34T_IMIR(_i)	(0x0E800 + ((_i) * 4)) /*128 of these (0-127)*/
475 #define IXGBE_RXFECCERR0	0x051B8
476 #define IXGBE_LLITHRESH		0x0EC90
477 #define IXGBE_IMIR(_i)		(0x05A80 + ((_i) * 4))  /* 8 of these (0-7) */
478 #define IXGBE_IMIREXT(_i)	(0x05AA0 + ((_i) * 4))  /* 8 of these (0-7) */
479 #define IXGBE_IMIRVP		0x05AC0
480 #define IXGBE_VMD_CTL		0x0581C
481 #define IXGBE_RETA(_i)		(0x05C00 + ((_i) * 4))  /* 32 of these (0-31) */
482 #define IXGBE_ERETA(_i)		(0x0EE80 + ((_i) * 4))  /* 96 of these (0-95) */
483 #define IXGBE_RSSRK(_i)		(0x05C80 + ((_i) * 4))  /* 10 of these (0-9) */
484 
485 /* Registers for setting up RSS on X550 with SRIOV
486  * _p - pool number (0..63)
487  * _i - index (0..10 for PFVFRSSRK, 0..15 for PFVFRETA)
488  */
489 #define IXGBE_PFVFMRQC(_p)	(0x03400 + ((_p) * 4))
490 #define IXGBE_PFVFRSSRK(_i, _p)	(0x018000 + ((_i) * 4) + ((_p) * 0x40))
491 #define IXGBE_PFVFRETA(_i, _p)	(0x019000 + ((_i) * 4) + ((_p) * 0x40))
492 
493 /* Flow Director registers */
494 #define IXGBE_FDIRCTRL	0x0EE00
495 #define IXGBE_FDIRHKEY	0x0EE68
496 #define IXGBE_FDIRSKEY	0x0EE6C
497 #define IXGBE_FDIRDIP4M	0x0EE3C
498 #define IXGBE_FDIRSIP4M	0x0EE40
499 #define IXGBE_FDIRTCPM	0x0EE44
500 #define IXGBE_FDIRUDPM	0x0EE48
501 #define IXGBE_FDIRSCTPM	0x0EE78
502 #define IXGBE_FDIRIP6M	0x0EE74
503 #define IXGBE_FDIRM	0x0EE70
504 
505 /* Flow Director Stats registers */
506 #define IXGBE_FDIRFREE	0x0EE38
507 #define IXGBE_FDIRLEN	0x0EE4C
508 #define IXGBE_FDIRUSTAT	0x0EE50
509 #define IXGBE_FDIRFSTAT	0x0EE54
510 #define IXGBE_FDIRMATCH	0x0EE58
511 #define IXGBE_FDIRMISS	0x0EE5C
512 
513 /* Flow Director Programming registers */
514 #define IXGBE_FDIRSIPv6(_i) (0x0EE0C + ((_i) * 4)) /* 3 of these (0-2) */
515 #define IXGBE_FDIRIPSA	0x0EE18
516 #define IXGBE_FDIRIPDA	0x0EE1C
517 #define IXGBE_FDIRPORT	0x0EE20
518 #define IXGBE_FDIRVLAN	0x0EE24
519 #define IXGBE_FDIRHASH	0x0EE28
520 #define IXGBE_FDIRCMD	0x0EE2C
521 
522 /* Transmit DMA registers */
523 #define IXGBE_TDBAL(_i)		(0x06000 + ((_i) * 0x40)) /* 32 of them (0-31)*/
524 #define IXGBE_TDBAH(_i)		(0x06004 + ((_i) * 0x40))
525 #define IXGBE_TDLEN(_i)		(0x06008 + ((_i) * 0x40))
526 #define IXGBE_TDH(_i)		(0x06010 + ((_i) * 0x40))
527 #define IXGBE_TDT(_i)		(0x06018 + ((_i) * 0x40))
528 #define IXGBE_TXDCTL(_i)	(0x06028 + ((_i) * 0x40))
529 #define IXGBE_TDWBAL(_i)	(0x06038 + ((_i) * 0x40))
530 #define IXGBE_TDWBAH(_i)	(0x0603C + ((_i) * 0x40))
531 #define IXGBE_DTXCTL		0x07E00
532 
533 #define IXGBE_DMATXCTL		0x04A80
534 #define IXGBE_PFVFSPOOF(_i)	(0x08200 + ((_i) * 4)) /* 8 of these 0 - 7 */
535 #define IXGBE_PFDTXGSWC		0x08220
536 #define IXGBE_DTXMXSZRQ		0x08100
537 #define IXGBE_DTXTCPFLGL	0x04A88
538 #define IXGBE_DTXTCPFLGH	0x04A8C
539 #define IXGBE_LBDRPEN		0x0CA00
540 #define IXGBE_TXPBTHRESH(_i)	(0x04950 + ((_i) * 4)) /* 8 of these 0 - 7 */
541 
542 #define IXGBE_DMATXCTL_TE	0x1 /* Transmit Enable */
543 #define IXGBE_DMATXCTL_NS	0x2 /* No Snoop LSO hdr buffer */
544 #define IXGBE_DMATXCTL_GDV	0x8 /* Global Double VLAN */
545 #define IXGBE_DMATXCTL_MDP_EN	0x20 /* Bit 5 */
546 #define IXGBE_DMATXCTL_MBINTEN	0x40 /* Bit 6 */
547 #define IXGBE_DMATXCTL_VT_SHIFT	16  /* VLAN EtherType */
548 
549 #define IXGBE_PFDTXGSWC_VT_LBEN	0x1 /* Local L2 VT switch enable */
550 
551 /* Anti-spoofing defines */
552 #define IXGBE_SPOOF_MACAS_MASK		0xFF
553 #define IXGBE_SPOOF_VLANAS_MASK		0xFF00
554 #define IXGBE_SPOOF_VLANAS_SHIFT	8
555 #define IXGBE_SPOOF_ETHERTYPEAS		0xFF000000
556 #define IXGBE_SPOOF_ETHERTYPEAS_SHIFT	16
557 #define IXGBE_PFVFSPOOF_REG_COUNT	8
558 /* 16 of these (0-15) */
559 #define IXGBE_DCA_TXCTRL(_i)		(0x07200 + ((_i) * 4))
560 /* Tx DCA Control register : 128 of these (0-127) */
561 #define IXGBE_DCA_TXCTRL_82599(_i)	(0x0600C + ((_i) * 0x40))
562 #define IXGBE_TIPG			0x0CB00
563 #define IXGBE_TXPBSIZE(_i)		(0x0CC00 + ((_i) * 4)) /* 8 of these */
564 #define IXGBE_MNGTXMAP			0x0CD10
565 #define IXGBE_TIPG_FIBER_DEFAULT	3
566 #define IXGBE_TXPBSIZE_SHIFT		10
567 
568 /* Wake up registers */
569 #define IXGBE_WUC	0x05800
570 #define IXGBE_WUFC	0x05808
571 #define IXGBE_WUS	0x05810
572 #define IXGBE_IPAV	0x05838
573 #define IXGBE_IP4AT	0x05840 /* IPv4 table 0x5840-0x5858 */
574 #define IXGBE_IP6AT	0x05880 /* IPv6 table 0x5880-0x588F */
575 
576 #define IXGBE_WUPL	0x05900
577 #define IXGBE_WUPM	0x05A00 /* wake up pkt memory 0x5A00-0x5A7C */
578 #define IXGBE_PROXYS	0x05F60 /* Proxying Status Register */
579 #define IXGBE_PROXYFC	0x05F64 /* Proxying Filter Control Register */
580 #define IXGBE_VXLANCTRL	0x0000507C /* Rx filter VXLAN UDPPORT Register */
581 
582 /* masks for accessing VXLAN and GENEVE UDP ports */
583 #define IXGBE_VXLANCTRL_VXLAN_UDPPORT_MASK	0x0000ffff /* VXLAN port */
584 #define IXGBE_VXLANCTRL_GENEVE_UDPPORT_MASK	0xffff0000 /* GENEVE port */
585 #define IXGBE_VXLANCTRL_ALL_UDPPORT_MASK	0xffffffff /* GENEVE/VXLAN */
586 #define IXGBE_VXLANCTRL_GENEVE_UDPPORT_SHIFT	16
587 
588 #define IXGBE_FHFT(_n)	(0x09000 + ((_n) * 0x100)) /* Flex host filter table */
589 /* Ext Flexible Host Filter Table */
590 #define IXGBE_FHFT_EXT(_n)	(0x09800 + ((_n) * 0x100))
591 #define IXGBE_FHFT_EXT_X550(_n)	(0x09600 + ((_n) * 0x100))
592 
593 /* Four Flexible Filters are supported */
594 #define IXGBE_FLEXIBLE_FILTER_COUNT_MAX		4
595 /* Six Flexible Filters are supported */
596 #define IXGBE_FLEXIBLE_FILTER_COUNT_MAX_6	6
597 /* Eight Flexible Filters are supported */
598 #define IXGBE_FLEXIBLE_FILTER_COUNT_MAX_8	8
599 #define IXGBE_EXT_FLEXIBLE_FILTER_COUNT_MAX	2
600 
601 /* Each Flexible Filter is at most 128 (0x80) bytes in length */
602 #define IXGBE_FLEXIBLE_FILTER_SIZE_MAX		128
603 #define IXGBE_FHFT_LENGTH_OFFSET		0xFC  /* Length byte in FHFT */
604 #define IXGBE_FHFT_LENGTH_MASK			0x0FF /* Length in lower byte */
605 
606 /* Definitions for power management and wakeup registers */
607 /* Wake Up Control */
608 #define IXGBE_WUC_PME_EN	0x00000002 /* PME Enable */
609 #define IXGBE_WUC_PME_STATUS	0x00000004 /* PME Status */
610 #define IXGBE_WUC_WKEN		0x00000010 /* Enable PE_WAKE_N pin assertion  */
611 
612 /* Wake Up Filter Control */
613 #define IXGBE_WUFC_LNKC	0x00000001 /* Link Status Change Wakeup Enable */
614 #define IXGBE_WUFC_MAG	0x00000002 /* Magic Packet Wakeup Enable */
615 #define IXGBE_WUFC_EX	0x00000004 /* Directed Exact Wakeup Enable */
616 #define IXGBE_WUFC_MC	0x00000008 /* Directed Multicast Wakeup Enable */
617 #define IXGBE_WUFC_BC	0x00000010 /* Broadcast Wakeup Enable */
618 #define IXGBE_WUFC_ARP	0x00000020 /* ARP Request Packet Wakeup Enable */
619 #define IXGBE_WUFC_IPV4	0x00000040 /* Directed IPv4 Packet Wakeup Enable */
620 #define IXGBE_WUFC_IPV6	0x00000080 /* Directed IPv6 Packet Wakeup Enable */
621 #define IXGBE_WUFC_MNG	0x00000100 /* Directed Mgmt Packet Wakeup Enable */
622 
623 #define IXGBE_WUFC_IGNORE_TCO	0x00008000 /* Ignore WakeOn TCO packets */
624 #define IXGBE_WUFC_FLX0	0x00010000 /* Flexible Filter 0 Enable */
625 #define IXGBE_WUFC_FLX1	0x00020000 /* Flexible Filter 1 Enable */
626 #define IXGBE_WUFC_FLX2	0x00040000 /* Flexible Filter 2 Enable */
627 #define IXGBE_WUFC_FLX3	0x00080000 /* Flexible Filter 3 Enable */
628 #define IXGBE_WUFC_FLX4	0x00100000 /* Flexible Filter 4 Enable */
629 #define IXGBE_WUFC_FLX5	0x00200000 /* Flexible Filter 5 Enable */
630 #define IXGBE_WUFC_FLX_FILTERS		0x000F0000 /* Mask for 4 flex filters */
631 #define IXGBE_WUFC_FLX_FILTERS_6	0x003F0000 /* Mask for 6 flex filters */
632 #define IXGBE_WUFC_FLX_FILTERS_8	0x00FF0000 /* Mask for 8 flex filters */
633 #define IXGBE_WUFC_FW_RST_WK	0x80000000 /* Ena wake on FW reset assertion */
634 /* Mask for Ext. flex filters */
635 #define IXGBE_WUFC_EXT_FLX_FILTERS	0x00300000
636 #define IXGBE_WUFC_ALL_FILTERS		0x000F00FF /* Mask all 4 flex filters */
637 #define IXGBE_WUFC_ALL_FILTERS_6	0x003F00FF /* Mask all 6 flex filters */
638 #define IXGBE_WUFC_ALL_FILTERS_8	0x00FF00FF /* Mask all 8 flex filters */
639 #define IXGBE_WUFC_FLX_OFFSET	16 /* Offset to the Flexible Filters bits */
640 
641 /* Wake Up Status */
642 #define IXGBE_WUS_LNKC		IXGBE_WUFC_LNKC
643 #define IXGBE_WUS_MAG		IXGBE_WUFC_MAG
644 #define IXGBE_WUS_EX		IXGBE_WUFC_EX
645 #define IXGBE_WUS_MC		IXGBE_WUFC_MC
646 #define IXGBE_WUS_BC		IXGBE_WUFC_BC
647 #define IXGBE_WUS_ARP		IXGBE_WUFC_ARP
648 #define IXGBE_WUS_IPV4		IXGBE_WUFC_IPV4
649 #define IXGBE_WUS_IPV6		IXGBE_WUFC_IPV6
650 #define IXGBE_WUS_MNG		IXGBE_WUFC_MNG
651 #define IXGBE_WUS_FLX0		IXGBE_WUFC_FLX0
652 #define IXGBE_WUS_FLX1		IXGBE_WUFC_FLX1
653 #define IXGBE_WUS_FLX2		IXGBE_WUFC_FLX2
654 #define IXGBE_WUS_FLX3		IXGBE_WUFC_FLX3
655 #define IXGBE_WUS_FLX4		IXGBE_WUFC_FLX4
656 #define IXGBE_WUS_FLX5		IXGBE_WUFC_FLX5
657 #define IXGBE_WUS_FLX_FILTERS	IXGBE_WUFC_FLX_FILTERS
658 #define IXGBE_WUS_FW_RST_WK	IXGBE_WUFC_FW_RST_WK
659 /* Proxy Status */
660 #define IXGBE_PROXYS_EX		0x00000004 /* Exact packet received */
661 #define IXGBE_PROXYS_ARP_DIR	0x00000020 /* ARP w/filter match received */
662 #define IXGBE_PROXYS_NS		0x00000200 /* IPV6 NS received */
663 #define IXGBE_PROXYS_NS_DIR	0x00000400 /* IPV6 NS w/DA match received */
664 #define IXGBE_PROXYS_ARP	0x00000800 /* ARP request packet received */
665 #define IXGBE_PROXYS_MLD	0x00001000 /* IPv6 MLD packet received */
666 
667 /* Proxying Filter Control */
668 #define IXGBE_PROXYFC_ENABLE	0x00000001 /* Port Proxying Enable */
669 #define IXGBE_PROXYFC_EX	0x00000004 /* Directed Exact Proxy Enable */
670 #define IXGBE_PROXYFC_ARP_DIR	0x00000020 /* Directed ARP Proxy Enable */
671 #define IXGBE_PROXYFC_NS	0x00000200 /* IPv6 Neighbor Solicitation */
672 #define IXGBE_PROXYFC_ARP	0x00000800 /* ARP Request Proxy Enable */
673 #define IXGBE_PROXYFC_MLD	0x00000800 /* IPv6 MLD Proxy Enable */
674 #define IXGBE_PROXYFC_NO_TCO	0x00008000 /* Ignore TCO packets */
675 
676 #define IXGBE_WUPL_LENGTH_MASK	0xFFFF
677 
678 /* DCB registers */
679 #define IXGBE_DCB_MAX_TRAFFIC_CLASS	8
680 #define IXGBE_RMCS		0x03D00
681 #define IXGBE_DPMCS		0x07F40
682 #define IXGBE_PDPMCS		0x0CD00
683 #define IXGBE_RUPPBMR		0x050A0
684 #define IXGBE_RT2CR(_i)		(0x03C20 + ((_i) * 4)) /* 8 of these (0-7) */
685 #define IXGBE_RT2SR(_i)		(0x03C40 + ((_i) * 4)) /* 8 of these (0-7) */
686 #define IXGBE_TDTQ2TCCR(_i)	(0x0602C + ((_i) * 0x40)) /* 8 of these (0-7) */
687 #define IXGBE_TDTQ2TCSR(_i)	(0x0622C + ((_i) * 0x40)) /* 8 of these (0-7) */
688 #define IXGBE_TDPT2TCCR(_i)	(0x0CD20 + ((_i) * 4)) /* 8 of these (0-7) */
689 #define IXGBE_TDPT2TCSR(_i)	(0x0CD40 + ((_i) * 4)) /* 8 of these (0-7) */
690 
691 /* Power Management */
692 /* DMA Coalescing configuration */
693 struct ixgbe_dmac_config {
694 	u16	watchdog_timer; /* usec units */
695 	bool	fcoe_en;
696 	u32	link_speed;
697 	u8	fcoe_tc;
698 	u8	num_tcs;
699 };
700 
701 /*
702  * DMA Coalescing threshold Rx PB TC[n] value in Kilobyte by link speed.
703  * DMACRXT = 10Gbps = 10,000 bits / usec = 1250 bytes / usec 70 * 1250 ==
704  * 87500 bytes [85KB]
705  */
706 #define IXGBE_DMACRXT_10G		0x55
707 #define IXGBE_DMACRXT_1G		0x09
708 #define IXGBE_DMACRXT_100M		0x01
709 
710 /* DMA Coalescing registers */
711 #define IXGBE_DMCMNGTH			0x15F20 /* Management Threshold */
712 #define IXGBE_DMACR			0x02400 /* Control register */
713 #define IXGBE_DMCTH(_i)			(0x03300 + ((_i) * 4)) /* 8 of these */
714 #define IXGBE_DMCTLX			0x02404 /* Time to Lx request */
715 /* DMA Coalescing register fields */
716 #define IXGBE_DMCMNGTH_DMCMNGTH_MASK	0x000FFFF0 /* Mng Threshold mask */
717 #define IXGBE_DMCMNGTH_DMCMNGTH_SHIFT	4 /* Management Threshold shift */
718 #define IXGBE_DMACR_DMACWT_MASK		0x0000FFFF /* Watchdog Timer mask */
719 #define IXGBE_DMACR_HIGH_PRI_TC_MASK	0x00FF0000
720 #define IXGBE_DMACR_HIGH_PRI_TC_SHIFT	16
721 #define IXGBE_DMACR_EN_MNG_IND		0x10000000 /* Enable Mng Indications */
722 #define IXGBE_DMACR_LX_COAL_IND		0x40000000 /* Lx Coalescing indicate */
723 #define IXGBE_DMACR_DMAC_EN		0x80000000 /* DMA Coalescing Enable */
724 #define IXGBE_DMCTH_DMACRXT_MASK	0x000001FF /* Receive Threshold mask */
725 #define IXGBE_DMCTLX_TTLX_MASK		0x00000FFF /* Time to Lx request mask */
726 
727 /* EEE registers */
728 #define IXGBE_EEER			0x043A0 /* EEE register */
729 #define IXGBE_EEE_STAT			0x04398 /* EEE Status */
730 #define IXGBE_EEE_SU			0x04380 /* EEE Set up */
731 #define IXGBE_EEE_SU_TEEE_DLY_SHIFT	26
732 #define IXGBE_TLPIC			0x041F4 /* EEE Tx LPI count */
733 #define IXGBE_RLPIC			0x041F8 /* EEE Rx LPI count */
734 
735 /* EEE register fields */
736 #define IXGBE_EEER_TX_LPI_EN		0x00010000 /* Enable EEE LPI TX path */
737 #define IXGBE_EEER_RX_LPI_EN		0x00020000 /* Enable EEE LPI RX path */
738 #define IXGBE_EEE_STAT_NEG		0x20000000 /* EEE support neg on link */
739 #define IXGBE_EEE_RX_LPI_STATUS		0x40000000 /* RX Link in LPI status */
740 #define IXGBE_EEE_TX_LPI_STATUS		0x80000000 /* TX Link in LPI status */
741 
742 /* Security Control Registers */
743 #define IXGBE_SECTXCTRL		0x08800
744 #define IXGBE_SECTXSTAT		0x08804
745 #define IXGBE_SECTXBUFFAF	0x08808
746 #define IXGBE_SECTXMINIFG	0x08810
747 #define IXGBE_SECRXCTRL		0x08D00
748 #define IXGBE_SECRXSTAT		0x08D04
749 
750 /* Security Bit Fields and Masks */
751 #define IXGBE_SECTXCTRL_SECTX_DIS	0x00000001
752 #define IXGBE_SECTXCTRL_TX_DIS		0x00000002
753 #define IXGBE_SECTXCTRL_STORE_FORWARD	0x00000004
754 
755 #define IXGBE_SECTXSTAT_SECTX_RDY	0x00000001
756 #define IXGBE_SECTXSTAT_ECC_TXERR	0x00000002
757 
758 #define IXGBE_SECRXCTRL_SECRX_DIS	0x00000001
759 #define IXGBE_SECRXCTRL_RX_DIS		0x00000002
760 
761 #define IXGBE_SECRXSTAT_SECRX_RDY	0x00000001
762 #define IXGBE_SECRXSTAT_ECC_RXERR	0x00000002
763 
764 /* LinkSec (MacSec) Registers */
765 #define IXGBE_LSECTXCAP		0x08A00
766 #define IXGBE_LSECRXCAP		0x08F00
767 #define IXGBE_LSECTXCTRL	0x08A04
768 #define IXGBE_LSECTXSCL		0x08A08 /* SCI Low */
769 #define IXGBE_LSECTXSCH		0x08A0C /* SCI High */
770 #define IXGBE_LSECTXSA		0x08A10
771 #define IXGBE_LSECTXPN0		0x08A14
772 #define IXGBE_LSECTXPN1		0x08A18
773 #define IXGBE_LSECTXKEY0(_n)	(0x08A1C + (4 * (_n))) /* 4 of these (0-3) */
774 #define IXGBE_LSECTXKEY1(_n)	(0x08A2C + (4 * (_n))) /* 4 of these (0-3) */
775 #define IXGBE_LSECRXCTRL	0x08F04
776 #define IXGBE_LSECRXSCL		0x08F08
777 #define IXGBE_LSECRXSCH		0x08F0C
778 #define IXGBE_LSECRXSA(_i)	(0x08F10 + (4 * (_i))) /* 2 of these (0-1) */
779 #define IXGBE_LSECRXPN(_i)	(0x08F18 + (4 * (_i))) /* 2 of these (0-1) */
780 #define IXGBE_LSECRXKEY(_n, _m)	(0x08F20 + ((0x10 * (_n)) + (4 * (_m))))
781 #define IXGBE_LSECTXUT		0x08A3C /* OutPktsUntagged */
782 #define IXGBE_LSECTXPKTE	0x08A40 /* OutPktsEncrypted */
783 #define IXGBE_LSECTXPKTP	0x08A44 /* OutPktsProtected */
784 #define IXGBE_LSECTXOCTE	0x08A48 /* OutOctetsEncrypted */
785 #define IXGBE_LSECTXOCTP	0x08A4C /* OutOctetsProtected */
786 #define IXGBE_LSECRXUT		0x08F40 /* InPktsUntagged/InPktsNoTag */
787 #define IXGBE_LSECRXOCTD	0x08F44 /* InOctetsDecrypted */
788 #define IXGBE_LSECRXOCTV	0x08F48 /* InOctetsValidated */
789 #define IXGBE_LSECRXBAD		0x08F4C /* InPktsBadTag */
790 #define IXGBE_LSECRXNOSCI	0x08F50 /* InPktsNoSci */
791 #define IXGBE_LSECRXUNSCI	0x08F54 /* InPktsUnknownSci */
792 #define IXGBE_LSECRXUNCH	0x08F58 /* InPktsUnchecked */
793 #define IXGBE_LSECRXDELAY	0x08F5C /* InPktsDelayed */
794 #define IXGBE_LSECRXLATE	0x08F60 /* InPktsLate */
795 #define IXGBE_LSECRXOK(_n)	(0x08F64 + (0x04 * (_n))) /* InPktsOk */
796 #define IXGBE_LSECRXINV(_n)	(0x08F6C + (0x04 * (_n))) /* InPktsInvalid */
797 #define IXGBE_LSECRXNV(_n)	(0x08F74 + (0x04 * (_n))) /* InPktsNotValid */
798 #define IXGBE_LSECRXUNSA	0x08F7C /* InPktsUnusedSa */
799 #define IXGBE_LSECRXNUSA	0x08F80 /* InPktsNotUsingSa */
800 
801 /* LinkSec (MacSec) Bit Fields and Masks */
802 #define IXGBE_LSECTXCAP_SUM_MASK	0x00FF0000
803 #define IXGBE_LSECTXCAP_SUM_SHIFT	16
804 #define IXGBE_LSECRXCAP_SUM_MASK	0x00FF0000
805 #define IXGBE_LSECRXCAP_SUM_SHIFT	16
806 
807 #define IXGBE_LSECTXCTRL_EN_MASK	0x00000003
808 #define IXGBE_LSECTXCTRL_DISABLE	0x0
809 #define IXGBE_LSECTXCTRL_AUTH		0x1
810 #define IXGBE_LSECTXCTRL_AUTH_ENCRYPT	0x2
811 #define IXGBE_LSECTXCTRL_AISCI		0x00000020
812 #define IXGBE_LSECTXCTRL_PNTHRSH_MASK	0xFFFFFF00
813 #define IXGBE_LSECTXCTRL_RSV_MASK	0x000000D8
814 
815 #define IXGBE_LSECRXCTRL_EN_MASK	0x0000000C
816 #define IXGBE_LSECRXCTRL_EN_SHIFT	2
817 #define IXGBE_LSECRXCTRL_DISABLE	0x0
818 #define IXGBE_LSECRXCTRL_CHECK		0x1
819 #define IXGBE_LSECRXCTRL_STRICT		0x2
820 #define IXGBE_LSECRXCTRL_DROP		0x3
821 #define IXGBE_LSECRXCTRL_PLSH		0x00000040
822 #define IXGBE_LSECRXCTRL_RP		0x00000080
823 #define IXGBE_LSECRXCTRL_RSV_MASK	0xFFFFFF33
824 
825 /* IpSec Registers */
826 #define IXGBE_IPSTXIDX		0x08900
827 #define IXGBE_IPSTXSALT		0x08904
828 #define IXGBE_IPSTXKEY(_i)	(0x08908 + (4 * (_i))) /* 4 of these (0-3) */
829 #define IXGBE_IPSRXIDX		0x08E00
830 #define IXGBE_IPSRXIPADDR(_i)	(0x08E04 + (4 * (_i))) /* 4 of these (0-3) */
831 #define IXGBE_IPSRXSPI		0x08E14
832 #define IXGBE_IPSRXIPIDX	0x08E18
833 #define IXGBE_IPSRXKEY(_i)	(0x08E1C + (4 * (_i))) /* 4 of these (0-3) */
834 #define IXGBE_IPSRXSALT		0x08E2C
835 #define IXGBE_IPSRXMOD		0x08E30
836 
837 #define IXGBE_SECTXCTRL_STORE_FORWARD_ENABLE	0x4
838 
839 /* DCB registers */
840 #define IXGBE_RTRPCS		0x02430
841 #define IXGBE_RTTDCS		0x04900
842 #define IXGBE_RTTDCS_ARBDIS	0x00000040 /* DCB arbiter disable */
843 #define IXGBE_RTTPCS		0x0CD00
844 #define IXGBE_RTRUP2TC		0x03020
845 #define IXGBE_RTTUP2TC		0x0C800
846 #define IXGBE_RTRPT4C(_i)	(0x02140 + ((_i) * 4)) /* 8 of these (0-7) */
847 #define IXGBE_TXLLQ(_i)		(0x082E0 + ((_i) * 4)) /* 4 of these (0-3) */
848 #define IXGBE_RTRPT4S(_i)	(0x02160 + ((_i) * 4)) /* 8 of these (0-7) */
849 #define IXGBE_RTTDT2C(_i)	(0x04910 + ((_i) * 4)) /* 8 of these (0-7) */
850 #define IXGBE_RTTDT2S(_i)	(0x04930 + ((_i) * 4)) /* 8 of these (0-7) */
851 #define IXGBE_RTTPT2C(_i)	(0x0CD20 + ((_i) * 4)) /* 8 of these (0-7) */
852 #define IXGBE_RTTPT2S(_i)	(0x0CD40 + ((_i) * 4)) /* 8 of these (0-7) */
853 #define IXGBE_RTTDQSEL		0x04904
854 #define IXGBE_RTTDT1C		0x04908
855 #define IXGBE_RTTDT1S		0x0490C
856 #define IXGBE_RTTDTECC		0x04990
857 #define IXGBE_RTTDTECC_NO_BCN	0x00000100
858 
859 #define IXGBE_RTTBCNRC			0x04984
860 #define IXGBE_RTTBCNRC_RS_ENA		0x80000000
861 #define IXGBE_RTTBCNRC_RF_DEC_MASK	0x00003FFF
862 #define IXGBE_RTTBCNRC_RF_INT_SHIFT	14
863 #define IXGBE_RTTBCNRC_RF_INT_MASK \
864 	(IXGBE_RTTBCNRC_RF_DEC_MASK << IXGBE_RTTBCNRC_RF_INT_SHIFT)
865 #define IXGBE_RTTBCNRM	0x04980
866 
867 /* BCN (for DCB) Registers */
868 #define IXGBE_RTTBCNRS	0x04988
869 #define IXGBE_RTTBCNCR	0x08B00
870 #define IXGBE_RTTBCNACH	0x08B04
871 #define IXGBE_RTTBCNACL	0x08B08
872 #define IXGBE_RTTBCNTG	0x04A90
873 #define IXGBE_RTTBCNIDX	0x08B0C
874 #define IXGBE_RTTBCNCP	0x08B10
875 #define IXGBE_RTFRTIMER	0x08B14
876 #define IXGBE_RTTBCNRTT	0x05150
877 #define IXGBE_RTTBCNRD	0x0498C
878 
879 /* FCoE DMA Context Registers */
880 /* FCoE Direct DMA Context */
881 #define IXGBE_FCDDC(_i, _j)	(0x20000 + ((_i) * 0x4) + ((_j) * 0x10))
882 #define IXGBE_FCPTRL		0x02410 /* FC User Desc. PTR Low */
883 #define IXGBE_FCPTRH		0x02414 /* FC USer Desc. PTR High */
884 #define IXGBE_FCBUFF		0x02418 /* FC Buffer Control */
885 #define IXGBE_FCDMARW		0x02420 /* FC Receive DMA RW */
886 #define IXGBE_FCBUFF_VALID	(1 << 0)   /* DMA Context Valid */
887 #define IXGBE_FCBUFF_BUFFSIZE	(3 << 3)   /* User Buffer Size */
888 #define IXGBE_FCBUFF_WRCONTX	(1 << 7)   /* 0: Initiator, 1: Target */
889 #define IXGBE_FCBUFF_BUFFCNT	0x0000ff00 /* Number of User Buffers */
890 #define IXGBE_FCBUFF_OFFSET	0xffff0000 /* User Buffer Offset */
891 #define IXGBE_FCBUFF_BUFFSIZE_SHIFT	3
892 #define IXGBE_FCBUFF_BUFFCNT_SHIFT	8
893 #define IXGBE_FCBUFF_OFFSET_SHIFT	16
894 #define IXGBE_FCDMARW_WE		(1 << 14)   /* Write enable */
895 #define IXGBE_FCDMARW_RE		(1 << 15)   /* Read enable */
896 #define IXGBE_FCDMARW_FCOESEL		0x000001ff  /* FC X_ID: 11 bits */
897 #define IXGBE_FCDMARW_LASTSIZE		0xffff0000  /* Last User Buffer Size */
898 #define IXGBE_FCDMARW_LASTSIZE_SHIFT	16
899 /* FCoE SOF/EOF */
900 #define IXGBE_TEOFF		0x04A94 /* Tx FC EOF */
901 #define IXGBE_TSOFF		0x04A98 /* Tx FC SOF */
902 #define IXGBE_REOFF		0x05158 /* Rx FC EOF */
903 #define IXGBE_RSOFF		0x051F8 /* Rx FC SOF */
904 /* FCoE Filter Context Registers */
905 #define IXGBE_FCD_ID		0x05114 /* FCoE D_ID */
906 #define IXGBE_FCSMAC		0x0510C /* FCoE Source MAC */
907 #define IXGBE_FCFLTRW_SMAC_HIGH_SHIFT	16
908 /* FCoE Direct Filter Context */
909 #define IXGBE_FCDFC(_i, _j)	(0x28000 + ((_i) * 0x4) + ((_j) * 0x10))
910 #define IXGBE_FCDFCD(_i)	(0x30000 + ((_i) * 0x4))
911 #define IXGBE_FCFLT		0x05108 /* FC FLT Context */
912 #define IXGBE_FCFLTRW		0x05110 /* FC Filter RW Control */
913 #define IXGBE_FCPARAM		0x051d8 /* FC Offset Parameter */
914 #define IXGBE_FCFLT_VALID	(1 << 0)   /* Filter Context Valid */
915 #define IXGBE_FCFLT_FIRST	(1 << 1)   /* Filter First */
916 #define IXGBE_FCFLT_SEQID	0x00ff0000 /* Sequence ID */
917 #define IXGBE_FCFLT_SEQCNT	0xff000000 /* Sequence Count */
918 #define IXGBE_FCFLTRW_RVALDT	(1 << 13)  /* Fast Re-Validation */
919 #define IXGBE_FCFLTRW_WE	(1 << 14)  /* Write Enable */
920 #define IXGBE_FCFLTRW_RE	(1 << 15)  /* Read Enable */
921 /* FCoE Receive Control */
922 #define IXGBE_FCRXCTRL		0x05100 /* FC Receive Control */
923 #define IXGBE_FCRXCTRL_FCOELLI	(1 << 0)   /* Low latency interrupt */
924 #define IXGBE_FCRXCTRL_SAVBAD	(1 << 1)   /* Save Bad Frames */
925 #define IXGBE_FCRXCTRL_FRSTRDH	(1 << 2)   /* EN 1st Read Header */
926 #define IXGBE_FCRXCTRL_LASTSEQH	(1 << 3)   /* EN Last Header in Seq */
927 #define IXGBE_FCRXCTRL_ALLH	(1 << 4)   /* EN All Headers */
928 #define IXGBE_FCRXCTRL_FRSTSEQH	(1 << 5)   /* EN 1st Seq. Header */
929 #define IXGBE_FCRXCTRL_ICRC	(1 << 6)   /* Ignore Bad FC CRC */
930 #define IXGBE_FCRXCTRL_FCCRCBO	(1 << 7)   /* FC CRC Byte Ordering */
931 #define IXGBE_FCRXCTRL_FCOEVER	0x00000f00 /* FCoE Version: 4 bits */
932 #define IXGBE_FCRXCTRL_FCOEVER_SHIFT	8
933 /* FCoE Redirection */
934 #define IXGBE_FCRECTL		0x0ED00 /* FC Redirection Control */
935 #define IXGBE_FCRETA0		0x0ED10 /* FC Redirection Table 0 */
936 #define IXGBE_FCRETA(_i)	(IXGBE_FCRETA0 + ((_i) * 4)) /* FCoE Redir */
937 #define IXGBE_FCRECTL_ENA	0x1 /* FCoE Redir Table Enable */
938 #define IXGBE_FCRETASEL_ENA	0x2 /* FCoE FCRETASEL bit */
939 #define IXGBE_FCRETA_SIZE	8 /* Max entries in FCRETA */
940 #define IXGBE_FCRETA_ENTRY_MASK	0x0000007f /* 7 bits for the queue index */
941 #define IXGBE_FCRETA_SIZE_X550	32 /* Max entries in FCRETA */
942 /* Higher 7 bits for the queue index */
943 #define IXGBE_FCRETA_ENTRY_HIGH_MASK	0x007F0000
944 #define IXGBE_FCRETA_ENTRY_HIGH_SHIFT	16
945 
946 /* Stats registers */
947 #define IXGBE_CRCERRS	0x04000
948 #define IXGBE_ILLERRC	0x04004
949 #define IXGBE_ERRBC	0x04008
950 #define IXGBE_MSPDC	0x04010
951 #define IXGBE_MPC(_i)	(0x03FA0 + ((_i) * 4)) /* 8 of these 3FA0-3FBC*/
952 #define IXGBE_MLFC	0x04034
953 #define IXGBE_MRFC	0x04038
954 #define IXGBE_RLEC	0x04040
955 #define IXGBE_LXONTXC	0x03F60
956 #define IXGBE_LXONRXC	0x0CF60
957 #define IXGBE_LXOFFTXC	0x03F68
958 #define IXGBE_LXOFFRXC	0x0CF68
959 #define IXGBE_LXONRXCNT		0x041A4
960 #define IXGBE_LXOFFRXCNT	0x041A8
961 #define IXGBE_PXONRXCNT(_i)	(0x04140 + ((_i) * 4)) /* 8 of these */
962 #define IXGBE_PXOFFRXCNT(_i)	(0x04160 + ((_i) * 4)) /* 8 of these */
963 #define IXGBE_PXON2OFFCNT(_i)	(0x03240 + ((_i) * 4)) /* 8 of these */
964 #define IXGBE_PXONTXC(_i)	(0x03F00 + ((_i) * 4)) /* 8 of these 3F00-3F1C*/
965 #define IXGBE_PXONRXC(_i)	(0x0CF00 + ((_i) * 4)) /* 8 of these CF00-CF1C*/
966 #define IXGBE_PXOFFTXC(_i)	(0x03F20 + ((_i) * 4)) /* 8 of these 3F20-3F3C*/
967 #define IXGBE_PXOFFRXC(_i)	(0x0CF20 + ((_i) * 4)) /* 8 of these CF20-CF3C*/
968 #define IXGBE_PRC64		0x0405C
969 #define IXGBE_PRC127		0x04060
970 #define IXGBE_PRC255		0x04064
971 #define IXGBE_PRC511		0x04068
972 #define IXGBE_PRC1023		0x0406C
973 #define IXGBE_PRC1522		0x04070
974 #define IXGBE_GPRC		0x04074
975 #define IXGBE_BPRC		0x04078
976 #define IXGBE_MPRC		0x0407C
977 #define IXGBE_GPTC		0x04080
978 #define IXGBE_GORCL		0x04088
979 #define IXGBE_GORCH		0x0408C
980 #define IXGBE_GOTCL		0x04090
981 #define IXGBE_GOTCH		0x04094
982 #define IXGBE_RNBC(_i)		(0x03FC0 + ((_i) * 4)) /* 8 of these 3FC0-3FDC*/
983 #define IXGBE_RUC		0x040A4
984 #define IXGBE_RFC		0x040A8
985 #define IXGBE_ROC		0x040AC
986 #define IXGBE_RJC		0x040B0
987 #define IXGBE_MNGPRC		0x040B4
988 #define IXGBE_MNGPDC		0x040B8
989 #define IXGBE_MNGPTC		0x0CF90
990 #define IXGBE_TORL		0x040C0
991 #define IXGBE_TORH		0x040C4
992 #define IXGBE_TPR		0x040D0
993 #define IXGBE_TPT		0x040D4
994 #define IXGBE_PTC64		0x040D8
995 #define IXGBE_PTC127		0x040DC
996 #define IXGBE_PTC255		0x040E0
997 #define IXGBE_PTC511		0x040E4
998 #define IXGBE_PTC1023		0x040E8
999 #define IXGBE_PTC1522		0x040EC
1000 #define IXGBE_MPTC		0x040F0
1001 #define IXGBE_BPTC		0x040F4
1002 #define IXGBE_XEC		0x04120
1003 #define IXGBE_SSVPC		0x08780
1004 
1005 #define IXGBE_RQSMR(_i)	(0x02300 + ((_i) * 4))
1006 #define IXGBE_TQSMR(_i)	(((_i) <= 7) ? (0x07300 + ((_i) * 4)) : \
1007 			 (0x08600 + ((_i) * 4)))
1008 #define IXGBE_TQSM(_i)	(0x08600 + ((_i) * 4))
1009 
1010 #define IXGBE_QPRC(_i)	(0x01030 + ((_i) * 0x40)) /* 16 of these */
1011 #define IXGBE_QPTC(_i)	(0x06030 + ((_i) * 0x40)) /* 16 of these */
1012 #define IXGBE_QBRC(_i)	(0x01034 + ((_i) * 0x40)) /* 16 of these */
1013 #define IXGBE_QBTC(_i)	(0x06034 + ((_i) * 0x40)) /* 16 of these */
1014 #define IXGBE_QBRC_L(_i)	(0x01034 + ((_i) * 0x40)) /* 16 of these */
1015 #define IXGBE_QBRC_H(_i)	(0x01038 + ((_i) * 0x40)) /* 16 of these */
1016 #define IXGBE_QPRDC(_i)		(0x01430 + ((_i) * 0x40)) /* 16 of these */
1017 #define IXGBE_QBTC_L(_i)	(0x08700 + ((_i) * 0x8)) /* 16 of these */
1018 #define IXGBE_QBTC_H(_i)	(0x08704 + ((_i) * 0x8)) /* 16 of these */
1019 #define IXGBE_FCCRC		0x05118 /* Num of Good Eth CRC w/ Bad FC CRC */
1020 #define IXGBE_FCOERPDC		0x0241C /* FCoE Rx Packets Dropped Count */
1021 #define IXGBE_FCLAST		0x02424 /* FCoE Last Error Count */
1022 #define IXGBE_FCOEPRC		0x02428 /* Number of FCoE Packets Received */
1023 #define IXGBE_FCOEDWRC		0x0242C /* Number of FCoE DWords Received */
1024 #define IXGBE_FCOEPTC		0x08784 /* Number of FCoE Packets Transmitted */
1025 #define IXGBE_FCOEDWTC		0x08788 /* Number of FCoE DWords Transmitted */
1026 #define IXGBE_FCCRC_CNT_MASK	0x0000FFFF /* CRC_CNT: bit 0 - 15 */
1027 #define IXGBE_FCLAST_CNT_MASK	0x0000FFFF /* Last_CNT: bit 0 - 15 */
1028 #define IXGBE_O2BGPTC		0x041C4
1029 #define IXGBE_O2BSPC		0x087B0
1030 #define IXGBE_B2OSPC		0x041C0
1031 #define IXGBE_B2OGPRC		0x02F90
1032 #define IXGBE_BUPRC		0x04180
1033 #define IXGBE_BMPRC		0x04184
1034 #define IXGBE_BBPRC		0x04188
1035 #define IXGBE_BUPTC		0x0418C
1036 #define IXGBE_BMPTC		0x04190
1037 #define IXGBE_BBPTC		0x04194
1038 #define IXGBE_BCRCERRS		0x04198
1039 #define IXGBE_BXONRXC		0x0419C
1040 #define IXGBE_BXOFFRXC		0x041E0
1041 #define IXGBE_BXONTXC		0x041E4
1042 #define IXGBE_BXOFFTXC		0x041E8
1043 
1044 /* Management */
1045 #define IXGBE_MAVTV(_i)		(0x05010 + ((_i) * 4)) /* 8 of these (0-7) */
1046 #define IXGBE_MFUTP(_i)		(0x05030 + ((_i) * 4)) /* 8 of these (0-7) */
1047 #define IXGBE_MANC		0x05820
1048 #define IXGBE_MFVAL		0x05824
1049 #define IXGBE_MANC2H		0x05860
1050 #define IXGBE_MDEF(_i)		(0x05890 + ((_i) * 4)) /* 8 of these (0-7) */
1051 #define IXGBE_MIPAF		0x058B0
1052 #define IXGBE_MMAL(_i)		(0x05910 + ((_i) * 8)) /* 4 of these (0-3) */
1053 #define IXGBE_MMAH(_i)		(0x05914 + ((_i) * 8)) /* 4 of these (0-3) */
1054 #define IXGBE_FTFT		0x09400 /* 0x9400-0x97FC */
1055 #define IXGBE_METF(_i)		(0x05190 + ((_i) * 4)) /* 4 of these (0-3) */
1056 #define IXGBE_MDEF_EXT(_i)	(0x05160 + ((_i) * 4)) /* 8 of these (0-7) */
1057 #define IXGBE_LSWFW		0x15F14
1058 #define IXGBE_BMCIP(_i)		(0x05050 + ((_i) * 4)) /* 0x5050-0x505C */
1059 #define IXGBE_BMCIPVAL		0x05060
1060 #define IXGBE_BMCIP_IPADDR_TYPE	0x00000001
1061 #define IXGBE_BMCIP_IPADDR_VALID	0x00000002
1062 
1063 /* Management Bit Fields and Masks */
1064 #define IXGBE_MANC_MPROXYE	0x40000000 /* Management Proxy Enable */
1065 #define IXGBE_MANC_RCV_TCO_EN	0x00020000 /* Rcv TCO packet enable */
1066 #define IXGBE_MANC_EN_BMC2OS	0x10000000 /* Ena BMC2OS and OS2BMC traffic */
1067 #define IXGBE_MANC_EN_BMC2OS_SHIFT	28
1068 
1069 /* Firmware Semaphore Register */
1070 #define IXGBE_FWSM_MODE_MASK	0xE
1071 #define IXGBE_FWSM_TS_ENABLED	0x1
1072 #define IXGBE_FWSM_FW_MODE_PT	0x4
1073 #define IXGBE_FWSM_FW_NVM_RECOVERY_MODE (1 << 5)
1074 #define IXGBE_FWSM_EXT_ERR_IND_MASK 0x01F80000
1075 #define IXGBE_FWSM_FW_VAL_BIT	(1 << 15)
1076 
1077 /* ARC Subsystem registers */
1078 #define IXGBE_HICR		0x15F00
1079 #define IXGBE_FWSTS		0x15F0C
1080 #define IXGBE_HSMC0R		0x15F04
1081 #define IXGBE_HSMC1R		0x15F08
1082 #define IXGBE_SWSR		0x15F10
1083 #define IXGBE_HFDR		0x15FE8
1084 #define IXGBE_FLEX_MNG		0x15800 /* 0x15800 - 0x15EFC */
1085 
1086 #define IXGBE_HICR_EN		0x01  /* Enable bit - RO */
1087 /* Driver sets this bit when done to put command in RAM */
1088 #define IXGBE_HICR_C		0x02
1089 #define IXGBE_HICR_SV		0x04  /* Status Validity */
1090 #define IXGBE_HICR_FW_RESET_ENABLE	0x40
1091 #define IXGBE_HICR_FW_RESET	0x80
1092 
1093 /* PCI-E registers */
1094 #define IXGBE_GCR		0x11000
1095 #define IXGBE_GTV		0x11004
1096 #define IXGBE_FUNCTAG		0x11008
1097 #define IXGBE_GLT		0x1100C
1098 #define IXGBE_PCIEPIPEADR	0x11004
1099 #define IXGBE_PCIEPIPEDAT	0x11008
1100 #define IXGBE_GSCL_1		0x11010
1101 #define IXGBE_GSCL_2		0x11014
1102 #define IXGBE_GSCL_1_X540	IXGBE_GSCL_1
1103 #define IXGBE_GSCL_2_X540	IXGBE_GSCL_2
1104 #define IXGBE_GSCL_3		0x11018
1105 #define IXGBE_GSCL_4		0x1101C
1106 #define IXGBE_GSCN_0		0x11020
1107 #define IXGBE_GSCN_1		0x11024
1108 #define IXGBE_GSCN_2		0x11028
1109 #define IXGBE_GSCN_3		0x1102C
1110 #define IXGBE_GSCN_0_X540	IXGBE_GSCN_0
1111 #define IXGBE_GSCN_1_X540	IXGBE_GSCN_1
1112 #define IXGBE_GSCN_2_X540	IXGBE_GSCN_2
1113 #define IXGBE_GSCN_3_X540	IXGBE_GSCN_3
1114 #define IXGBE_FACTPS		0x10150
1115 #define IXGBE_FACTPS_X540	IXGBE_FACTPS
1116 #define IXGBE_GSCL_1_X550	0x11800
1117 #define IXGBE_GSCL_2_X550	0x11804
1118 #define IXGBE_GSCL_1_X550EM_x	IXGBE_GSCL_1_X550
1119 #define IXGBE_GSCL_2_X550EM_x	IXGBE_GSCL_2_X550
1120 #define IXGBE_GSCN_0_X550	0x11820
1121 #define IXGBE_GSCN_1_X550	0x11824
1122 #define IXGBE_GSCN_2_X550	0x11828
1123 #define IXGBE_GSCN_3_X550	0x1182C
1124 #define IXGBE_GSCN_0_X550EM_x	IXGBE_GSCN_0_X550
1125 #define IXGBE_GSCN_1_X550EM_x	IXGBE_GSCN_1_X550
1126 #define IXGBE_GSCN_2_X550EM_x	IXGBE_GSCN_2_X550
1127 #define IXGBE_GSCN_3_X550EM_x	IXGBE_GSCN_3_X550
1128 #define IXGBE_FACTPS_X550	IXGBE_FACTPS
1129 #define IXGBE_FACTPS_X550EM_x	IXGBE_FACTPS
1130 #define IXGBE_GSCL_1_X550EM_a	IXGBE_GSCL_1_X550
1131 #define IXGBE_GSCL_2_X550EM_a	IXGBE_GSCL_2_X550
1132 #define IXGBE_GSCN_0_X550EM_a	IXGBE_GSCN_0_X550
1133 #define IXGBE_GSCN_1_X550EM_a	IXGBE_GSCN_1_X550
1134 #define IXGBE_GSCN_2_X550EM_a	IXGBE_GSCN_2_X550
1135 #define IXGBE_GSCN_3_X550EM_a	IXGBE_GSCN_3_X550
1136 #define IXGBE_FACTPS_X550EM_a	0x15FEC
1137 #define IXGBE_FACTPS_BY_MAC(_hw)	IXGBE_BY_MAC((_hw), FACTPS)
1138 
1139 #define IXGBE_PCIEANACTL	0x11040
1140 #define IXGBE_SWSM		0x10140
1141 #define IXGBE_SWSM_X540		IXGBE_SWSM
1142 #define IXGBE_SWSM_X550		IXGBE_SWSM
1143 #define IXGBE_SWSM_X550EM_x	IXGBE_SWSM
1144 #define IXGBE_SWSM_X550EM_a	0x15F70
1145 #define IXGBE_SWSM_BY_MAC(_hw)	IXGBE_BY_MAC((_hw), SWSM)
1146 
1147 #define IXGBE_FWSM		0x10148
1148 #define IXGBE_FWSM_X540		IXGBE_FWSM
1149 #define IXGBE_FWSM_X550		IXGBE_FWSM
1150 #define IXGBE_FWSM_X550EM_x	IXGBE_FWSM
1151 #define IXGBE_FWSM_X550EM_a	0x15F74
1152 #define IXGBE_FWSM_BY_MAC(_hw)	IXGBE_BY_MAC((_hw), FWSM)
1153 
1154 #define IXGBE_SWFW_SYNC		IXGBE_GSSR
1155 #define IXGBE_SWFW_SYNC_X540	IXGBE_SWFW_SYNC
1156 #define IXGBE_SWFW_SYNC_X550	IXGBE_SWFW_SYNC
1157 #define IXGBE_SWFW_SYNC_X550EM_x	IXGBE_SWFW_SYNC
1158 #define IXGBE_SWFW_SYNC_X550EM_a	0x15F78
1159 #define IXGBE_SWFW_SYNC_BY_MAC(_hw)	IXGBE_BY_MAC((_hw), SWFW_SYNC)
1160 
1161 #define IXGBE_GSSR		0x10160
1162 #define IXGBE_MREVID		0x11064
1163 #define IXGBE_DCA_ID		0x11070
1164 #define IXGBE_DCA_CTRL		0x11074
1165 
1166 /* PCI-E registers 82599-Specific */
1167 #define IXGBE_GCR_EXT		0x11050
1168 #define IXGBE_GSCL_5_82599	0x11030
1169 #define IXGBE_GSCL_6_82599	0x11034
1170 #define IXGBE_GSCL_7_82599	0x11038
1171 #define IXGBE_GSCL_8_82599	0x1103C
1172 #define IXGBE_GSCL_5_X540	IXGBE_GSCL_5_82599
1173 #define IXGBE_GSCL_6_X540	IXGBE_GSCL_6_82599
1174 #define IXGBE_GSCL_7_X540	IXGBE_GSCL_7_82599
1175 #define IXGBE_GSCL_8_X540	IXGBE_GSCL_8_82599
1176 #define IXGBE_PHYADR_82599	0x11040
1177 #define IXGBE_PHYDAT_82599	0x11044
1178 #define IXGBE_PHYCTL_82599	0x11048
1179 #define IXGBE_PBACLR_82599	0x11068
1180 #define IXGBE_CIAA		0x11088
1181 #define IXGBE_CIAD		0x1108C
1182 #define IXGBE_CIAA_82599	IXGBE_CIAA
1183 #define IXGBE_CIAD_82599	IXGBE_CIAD
1184 #define IXGBE_CIAA_X540		IXGBE_CIAA
1185 #define IXGBE_CIAD_X540		IXGBE_CIAD
1186 #define IXGBE_GSCL_5_X550	0x11810
1187 #define IXGBE_GSCL_6_X550	0x11814
1188 #define IXGBE_GSCL_7_X550	0x11818
1189 #define IXGBE_GSCL_8_X550	0x1181C
1190 #define IXGBE_GSCL_5_X550EM_x	IXGBE_GSCL_5_X550
1191 #define IXGBE_GSCL_6_X550EM_x	IXGBE_GSCL_6_X550
1192 #define IXGBE_GSCL_7_X550EM_x	IXGBE_GSCL_7_X550
1193 #define IXGBE_GSCL_8_X550EM_x	IXGBE_GSCL_8_X550
1194 #define IXGBE_CIAA_X550		0x11508
1195 #define IXGBE_CIAD_X550		0x11510
1196 #define IXGBE_CIAA_X550EM_x	IXGBE_CIAA_X550
1197 #define IXGBE_CIAD_X550EM_x	IXGBE_CIAD_X550
1198 #define IXGBE_GSCL_5_X550EM_a	IXGBE_GSCL_5_X550
1199 #define IXGBE_GSCL_6_X550EM_a	IXGBE_GSCL_6_X550
1200 #define IXGBE_GSCL_7_X550EM_a	IXGBE_GSCL_7_X550
1201 #define IXGBE_GSCL_8_X550EM_a	IXGBE_GSCL_8_X550
1202 #define IXGBE_CIAA_X550EM_a	IXGBE_CIAA_X550
1203 #define IXGBE_CIAD_X550EM_a	IXGBE_CIAD_X550
1204 #define IXGBE_CIAA_BY_MAC(_hw)	IXGBE_BY_MAC((_hw), CIAA)
1205 #define IXGBE_CIAD_BY_MAC(_hw)	IXGBE_BY_MAC((_hw), CIAD)
1206 #define IXGBE_PICAUSE		0x110B0
1207 #define IXGBE_PIENA		0x110B8
1208 #define IXGBE_CDQ_MBR_82599	0x110B4
1209 #define IXGBE_PCIESPARE		0x110BC
1210 #define IXGBE_MISC_REG_82599	0x110F0
1211 #define IXGBE_ECC_CTRL_0_82599	0x11100
1212 #define IXGBE_ECC_CTRL_1_82599	0x11104
1213 #define IXGBE_ECC_STATUS_82599	0x110E0
1214 #define IXGBE_BAR_CTRL_82599	0x110F4
1215 
1216 /* PCI Express Control */
1217 #define IXGBE_GCR_CMPL_TMOUT_MASK	0x0000F000
1218 #define IXGBE_GCR_CMPL_TMOUT_10ms	0x00001000
1219 #define IXGBE_GCR_CMPL_TMOUT_RESEND	0x00010000
1220 #define IXGBE_GCR_CAP_VER2		0x00040000
1221 
1222 #define IXGBE_GCR_EXT_MSIX_EN		0x80000000
1223 #define IXGBE_GCR_EXT_BUFFERS_CLEAR	0x40000000
1224 #define IXGBE_GCR_EXT_VT_MODE_16	0x00000001
1225 #define IXGBE_GCR_EXT_VT_MODE_32	0x00000002
1226 #define IXGBE_GCR_EXT_VT_MODE_64	0x00000003
1227 #define IXGBE_GCR_EXT_SRIOV		(IXGBE_GCR_EXT_MSIX_EN | \
1228 					 IXGBE_GCR_EXT_VT_MODE_64)
1229 #define IXGBE_GCR_EXT_VT_MODE_MASK	0x00000003
1230 /* Time Sync Registers */
1231 #define IXGBE_TSYNCRXCTL	0x05188 /* Rx Time Sync Control register - RW */
1232 #define IXGBE_TSYNCTXCTL	0x08C00 /* Tx Time Sync Control register - RW */
1233 #define IXGBE_RXSTMPL	0x051E8 /* Rx timestamp Low - RO */
1234 #define IXGBE_RXSTMPH	0x051A4 /* Rx timestamp High - RO */
1235 #define IXGBE_RXSATRL	0x051A0 /* Rx timestamp attribute low - RO */
1236 #define IXGBE_RXSATRH	0x051A8 /* Rx timestamp attribute high - RO */
1237 #define IXGBE_RXMTRL	0x05120 /* RX message type register low - RW */
1238 #define IXGBE_TXSTMPL	0x08C04 /* Tx timestamp value Low - RO */
1239 #define IXGBE_TXSTMPH	0x08C08 /* Tx timestamp value High - RO */
1240 #define IXGBE_SYSTIML	0x08C0C /* System time register Low - RO */
1241 #define IXGBE_SYSTIMH	0x08C10 /* System time register High - RO */
1242 #define IXGBE_SYSTIMR	0x08C58 /* System time register Residue - RO */
1243 #define IXGBE_TIMINCA	0x08C14 /* Increment attributes register - RW */
1244 #define IXGBE_TIMADJL	0x08C18 /* Time Adjustment Offset register Low - RW */
1245 #define IXGBE_TIMADJH	0x08C1C /* Time Adjustment Offset register High - RW */
1246 #define IXGBE_TSAUXC	0x08C20 /* TimeSync Auxiliary Control register - RW */
1247 #define IXGBE_TRGTTIML0	0x08C24 /* Target Time Register 0 Low - RW */
1248 #define IXGBE_TRGTTIMH0	0x08C28 /* Target Time Register 0 High - RW */
1249 #define IXGBE_TRGTTIML1	0x08C2C /* Target Time Register 1 Low - RW */
1250 #define IXGBE_TRGTTIMH1	0x08C30 /* Target Time Register 1 High - RW */
1251 #define IXGBE_CLKTIML	0x08C34 /* Clock Out Time Register Low - RW */
1252 #define IXGBE_CLKTIMH	0x08C38 /* Clock Out Time Register High - RW */
1253 #define IXGBE_FREQOUT0	0x08C34 /* Frequency Out 0 Control register - RW */
1254 #define IXGBE_FREQOUT1	0x08C38 /* Frequency Out 1 Control register - RW */
1255 #define IXGBE_AUXSTMPL0	0x08C3C /* Auxiliary Time Stamp 0 register Low - RO */
1256 #define IXGBE_AUXSTMPH0	0x08C40 /* Auxiliary Time Stamp 0 register High - RO */
1257 #define IXGBE_AUXSTMPL1	0x08C44 /* Auxiliary Time Stamp 1 register Low - RO */
1258 #define IXGBE_AUXSTMPH1	0x08C48 /* Auxiliary Time Stamp 1 register High - RO */
1259 #define IXGBE_TSIM	0x08C68 /* TimeSync Interrupt Mask Register - RW */
1260 #define IXGBE_TSICR	0x08C60 /* TimeSync Interrupt Cause Register - WO */
1261 #define IXGBE_TSSDP	0x0003C /* TimeSync SDP Configuration Register - RW */
1262 
1263 /* Diagnostic Registers */
1264 #define IXGBE_RDSTATCTL		0x02C20
1265 #define IXGBE_RDSTAT(_i)	(0x02C00 + ((_i) * 4)) /* 0x02C00-0x02C1C */
1266 #define IXGBE_RDHMPN		0x02F08
1267 #define IXGBE_RIC_DW(_i)	(0x02F10 + ((_i) * 4))
1268 #define IXGBE_RDPROBE		0x02F20
1269 #define IXGBE_RDMAM		0x02F30
1270 #define IXGBE_RDMAD		0x02F34
1271 #define IXGBE_TDHMPN		0x07F08
1272 #define IXGBE_TDHMPN2		0x082FC
1273 #define IXGBE_TXDESCIC		0x082CC
1274 #define IXGBE_TIC_DW(_i)	(0x07F10 + ((_i) * 4))
1275 #define IXGBE_TIC_DW2(_i)	(0x082B0 + ((_i) * 4))
1276 #define IXGBE_TDPROBE		0x07F20
1277 #define IXGBE_TXBUFCTRL		0x0C600
1278 #define IXGBE_TXBUFDATA0	0x0C610
1279 #define IXGBE_TXBUFDATA1	0x0C614
1280 #define IXGBE_TXBUFDATA2	0x0C618
1281 #define IXGBE_TXBUFDATA3	0x0C61C
1282 #define IXGBE_RXBUFCTRL		0x03600
1283 #define IXGBE_RXBUFDATA0	0x03610
1284 #define IXGBE_RXBUFDATA1	0x03614
1285 #define IXGBE_RXBUFDATA2	0x03618
1286 #define IXGBE_RXBUFDATA3	0x0361C
1287 #define IXGBE_PCIE_DIAG(_i)	(0x11090 + ((_i) * 4)) /* 8 of these */
1288 #define IXGBE_RFVAL		0x050A4
1289 #define IXGBE_MDFTC1		0x042B8
1290 #define IXGBE_MDFTC2		0x042C0
1291 #define IXGBE_MDFTFIFO1		0x042C4
1292 #define IXGBE_MDFTFIFO2		0x042C8
1293 #define IXGBE_MDFTS		0x042CC
1294 #define IXGBE_RXDATAWRPTR(_i)	(0x03700 + ((_i) * 4)) /* 8 of these 3700-370C*/
1295 #define IXGBE_RXDESCWRPTR(_i)	(0x03710 + ((_i) * 4)) /* 8 of these 3710-371C*/
1296 #define IXGBE_RXDATARDPTR(_i)	(0x03720 + ((_i) * 4)) /* 8 of these 3720-372C*/
1297 #define IXGBE_RXDESCRDPTR(_i)	(0x03730 + ((_i) * 4)) /* 8 of these 3730-373C*/
1298 #define IXGBE_TXDATAWRPTR(_i)	(0x0C700 + ((_i) * 4)) /* 8 of these C700-C70C*/
1299 #define IXGBE_TXDESCWRPTR(_i)	(0x0C710 + ((_i) * 4)) /* 8 of these C710-C71C*/
1300 #define IXGBE_TXDATARDPTR(_i)	(0x0C720 + ((_i) * 4)) /* 8 of these C720-C72C*/
1301 #define IXGBE_TXDESCRDPTR(_i)	(0x0C730 + ((_i) * 4)) /* 8 of these C730-C73C*/
1302 #define IXGBE_PCIEECCCTL	0x1106C
1303 #define IXGBE_RXWRPTR(_i)	(0x03100 + ((_i) * 4)) /* 8 of these 3100-310C*/
1304 #define IXGBE_RXUSED(_i)	(0x03120 + ((_i) * 4)) /* 8 of these 3120-312C*/
1305 #define IXGBE_RXRDPTR(_i)	(0x03140 + ((_i) * 4)) /* 8 of these 3140-314C*/
1306 #define IXGBE_RXRDWRPTR(_i)	(0x03160 + ((_i) * 4)) /* 8 of these 3160-310C*/
1307 #define IXGBE_TXWRPTR(_i)	(0x0C100 + ((_i) * 4)) /* 8 of these C100-C10C*/
1308 #define IXGBE_TXUSED(_i)	(0x0C120 + ((_i) * 4)) /* 8 of these C120-C12C*/
1309 #define IXGBE_TXRDPTR(_i)	(0x0C140 + ((_i) * 4)) /* 8 of these C140-C14C*/
1310 #define IXGBE_TXRDWRPTR(_i)	(0x0C160 + ((_i) * 4)) /* 8 of these C160-C10C*/
1311 #define IXGBE_PCIEECCCTL0	0x11100
1312 #define IXGBE_PCIEECCCTL1	0x11104
1313 #define IXGBE_RXDBUECC		0x03F70
1314 #define IXGBE_TXDBUECC		0x0CF70
1315 #define IXGBE_RXDBUEST		0x03F74
1316 #define IXGBE_TXDBUEST		0x0CF74
1317 #define IXGBE_PBTXECC		0x0C300
1318 #define IXGBE_PBRXECC		0x03300
1319 #define IXGBE_GHECCR		0x110B0
1320 
1321 /* MAC Registers */
1322 #define IXGBE_PCS1GCFIG		0x04200
1323 #define IXGBE_PCS1GLCTL		0x04208
1324 #define IXGBE_PCS1GLSTA		0x0420C
1325 #define IXGBE_PCS1GDBG0		0x04210
1326 #define IXGBE_PCS1GDBG1		0x04214
1327 #define IXGBE_PCS1GANA		0x04218
1328 #define IXGBE_PCS1GANLP		0x0421C
1329 #define IXGBE_PCS1GANNP		0x04220
1330 #define IXGBE_PCS1GANLPNP	0x04224
1331 #define IXGBE_HLREG0		0x04240
1332 #define IXGBE_HLREG1		0x04244
1333 #define IXGBE_PAP		0x04248
1334 #define IXGBE_MACA		0x0424C
1335 #define IXGBE_APAE		0x04250
1336 #define IXGBE_ARD		0x04254
1337 #define IXGBE_AIS		0x04258
1338 #define IXGBE_MSCA		0x0425C
1339 #define IXGBE_MSRWD		0x04260
1340 #define IXGBE_MLADD		0x04264
1341 #define IXGBE_MHADD		0x04268
1342 #define IXGBE_MAXFRS		0x04268
1343 #define IXGBE_TREG		0x0426C
1344 #define IXGBE_PCSS1		0x04288
1345 #define IXGBE_PCSS2		0x0428C
1346 #define IXGBE_XPCSS		0x04290
1347 #define IXGBE_MFLCN		0x04294
1348 #define IXGBE_SERDESC		0x04298
1349 #define IXGBE_MAC_SGMII_BUSY	0x04298
1350 #define IXGBE_MACS		0x0429C
1351 #define IXGBE_AUTOC		0x042A0
1352 #define IXGBE_LINKS		0x042A4
1353 #define IXGBE_LINKS2		0x04324
1354 #define IXGBE_AUTOC2		0x042A8
1355 #define IXGBE_AUTOC3		0x042AC
1356 #define IXGBE_ANLP1		0x042B0
1357 #define IXGBE_ANLP2		0x042B4
1358 #define IXGBE_MACC		0x04330
1359 #define IXGBE_ATLASCTL		0x04800
1360 #define IXGBE_MMNGC		0x042D0
1361 #define IXGBE_ANLPNP1		0x042D4
1362 #define IXGBE_ANLPNP2		0x042D8
1363 #define IXGBE_KRPCSFC		0x042E0
1364 #define IXGBE_KRPCSS		0x042E4
1365 #define IXGBE_FECS1		0x042E8
1366 #define IXGBE_FECS2		0x042EC
1367 #define IXGBE_SMADARCTL		0x14F10
1368 #define IXGBE_MPVC		0x04318
1369 #define IXGBE_SGMIIC		0x04314
1370 
1371 /* Statistics Registers */
1372 #define IXGBE_RXNFGPC		0x041B0
1373 #define IXGBE_RXNFGBCL		0x041B4
1374 #define IXGBE_RXNFGBCH		0x041B8
1375 #define IXGBE_RXDGPC		0x02F50
1376 #define IXGBE_RXDGBCL		0x02F54
1377 #define IXGBE_RXDGBCH		0x02F58
1378 #define IXGBE_RXDDGPC		0x02F5C
1379 #define IXGBE_RXDDGBCL		0x02F60
1380 #define IXGBE_RXDDGBCH		0x02F64
1381 #define IXGBE_RXLPBKGPC		0x02F68
1382 #define IXGBE_RXLPBKGBCL	0x02F6C
1383 #define IXGBE_RXLPBKGBCH	0x02F70
1384 #define IXGBE_RXDLPBKGPC	0x02F74
1385 #define IXGBE_RXDLPBKGBCL	0x02F78
1386 #define IXGBE_RXDLPBKGBCH	0x02F7C
1387 #define IXGBE_TXDGPC		0x087A0
1388 #define IXGBE_TXDGBCL		0x087A4
1389 #define IXGBE_TXDGBCH		0x087A8
1390 
1391 #define IXGBE_RXDSTATCTRL	0x02F40
1392 
1393 /* Copper Pond 2 link timeout */
1394 #define IXGBE_VALIDATE_LINK_READY_TIMEOUT 50
1395 
1396 /* Omer CORECTL */
1397 #define IXGBE_CORECTL			0x014F00
1398 /* BARCTRL */
1399 #define IXGBE_BARCTRL			0x110F4
1400 #define IXGBE_BARCTRL_FLSIZE		0x0700
1401 #define IXGBE_BARCTRL_FLSIZE_SHIFT	8
1402 #define IXGBE_BARCTRL_CSRSIZE		0x2000
1403 
1404 /* RSCCTL Bit Masks */
1405 #define IXGBE_RSCCTL_RSCEN	0x01
1406 #define IXGBE_RSCCTL_MAXDESC_1	0x00
1407 #define IXGBE_RSCCTL_MAXDESC_4	0x04
1408 #define IXGBE_RSCCTL_MAXDESC_8	0x08
1409 #define IXGBE_RSCCTL_MAXDESC_16	0x0C
1410 #define IXGBE_RSCCTL_TS_DIS	0x02
1411 
1412 /* RSCDBU Bit Masks */
1413 #define IXGBE_RSCDBU_RSCSMALDIS_MASK	0x0000007F
1414 #define IXGBE_RSCDBU_RSCACKDIS		0x00000080
1415 
1416 /* RDRXCTL Bit Masks */
1417 #define IXGBE_RDRXCTL_RDMTS_1_2		0x00000000 /* Rx Desc Min THLD Size */
1418 #define IXGBE_RDRXCTL_CRCSTRIP		0x00000002 /* CRC Strip */
1419 #define IXGBE_RDRXCTL_PSP		0x00000004 /* Pad Small Packet */
1420 #define IXGBE_RDRXCTL_MVMEN		0x00000020
1421 #define IXGBE_RDRXCTL_RSC_PUSH_DIS	0x00000020
1422 #define IXGBE_RDRXCTL_DMAIDONE		0x00000008 /* DMA init cycle done */
1423 #define IXGBE_RDRXCTL_RSC_PUSH		0x00000080
1424 #define IXGBE_RDRXCTL_AGGDIS		0x00010000 /* Aggregation disable */
1425 #define IXGBE_RDRXCTL_RSCFRSTSIZE	0x003E0000 /* RSC First packet size */
1426 #define IXGBE_RDRXCTL_RSCLLIDIS		0x00800000 /* Disable RSC compl on LLI*/
1427 #define IXGBE_RDRXCTL_RSCACKC		0x02000000 /* must set 1 when RSC ena */
1428 #define IXGBE_RDRXCTL_FCOE_WRFIX	0x04000000 /* must set 1 when RSC ena */
1429 #define IXGBE_RDRXCTL_MBINTEN		0x10000000
1430 #define IXGBE_RDRXCTL_MDP_EN		0x20000000
1431 
1432 /* RQTC Bit Masks and Shifts */
1433 #define IXGBE_RQTC_SHIFT_TC(_i)	((_i) * 4)
1434 #define IXGBE_RQTC_TC0_MASK	(0x7 << 0)
1435 #define IXGBE_RQTC_TC1_MASK	(0x7 << 4)
1436 #define IXGBE_RQTC_TC2_MASK	(0x7 << 8)
1437 #define IXGBE_RQTC_TC3_MASK	(0x7 << 12)
1438 #define IXGBE_RQTC_TC4_MASK	(0x7 << 16)
1439 #define IXGBE_RQTC_TC5_MASK	(0x7 << 20)
1440 #define IXGBE_RQTC_TC6_MASK	(0x7 << 24)
1441 #define IXGBE_RQTC_TC7_MASK	(0x7 << 28)
1442 
1443 /* PSRTYPE.RQPL Bit masks and shift */
1444 #define IXGBE_PSRTYPE_RQPL_MASK		0x7
1445 #define IXGBE_PSRTYPE_RQPL_SHIFT	29
1446 
1447 /* CTRL Bit Masks */
1448 #define IXGBE_CTRL_GIO_DIS	0x00000004 /* Global IO Master Disable bit */
1449 #define IXGBE_CTRL_LNK_RST	0x00000008 /* Link Reset. Resets everything. */
1450 #define IXGBE_CTRL_RST		0x04000000 /* Reset (SW) */
1451 #define IXGBE_CTRL_RST_MASK	(IXGBE_CTRL_LNK_RST | IXGBE_CTRL_RST)
1452 
1453 /* FACTPS */
1454 #define IXGBE_FACTPS_MNGCG	0x20000000 /* Manageblility Clock Gated */
1455 #define IXGBE_FACTPS_LFS	0x40000000 /* LAN Function Select */
1456 
1457 /* MHADD Bit Masks */
1458 #define IXGBE_MHADD_MFS_MASK	0xFFFF0000
1459 #define IXGBE_MHADD_MFS_SHIFT	16
1460 
1461 /* Extended Device Control */
1462 #define IXGBE_CTRL_EXT_PFRSTD	0x00004000 /* Physical Function Reset Done */
1463 #define IXGBE_CTRL_EXT_NS_DIS	0x00010000 /* No Snoop disable */
1464 #define IXGBE_CTRL_EXT_RO_DIS	0x00020000 /* Relaxed Ordering disable */
1465 #define IXGBE_CTRL_EXT_DRV_LOAD	0x10000000 /* Driver loaded bit for FW */
1466 
1467 /* Direct Cache Access (DCA) definitions */
1468 #define IXGBE_DCA_CTRL_DCA_ENABLE	0x00000000 /* DCA Enable */
1469 #define IXGBE_DCA_CTRL_DCA_DISABLE	0x00000001 /* DCA Disable */
1470 
1471 #define IXGBE_DCA_CTRL_DCA_MODE_CB1	0x00 /* DCA Mode CB1 */
1472 #define IXGBE_DCA_CTRL_DCA_MODE_CB2	0x02 /* DCA Mode CB2 */
1473 
1474 #define IXGBE_DCA_RXCTRL_CPUID_MASK	0x0000001F /* Rx CPUID Mask */
1475 #define IXGBE_DCA_RXCTRL_CPUID_MASK_82599	0xFF000000 /* Rx CPUID Mask */
1476 #define IXGBE_DCA_RXCTRL_CPUID_SHIFT_82599	24 /* Rx CPUID Shift */
1477 #define IXGBE_DCA_RXCTRL_DESC_DCA_EN	(1 << 5) /* Rx Desc enable */
1478 #define IXGBE_DCA_RXCTRL_HEAD_DCA_EN	(1 << 6) /* Rx Desc header ena */
1479 #define IXGBE_DCA_RXCTRL_DATA_DCA_EN	(1 << 7) /* Rx Desc payload ena */
1480 #define IXGBE_DCA_RXCTRL_DESC_RRO_EN	(1 << 9) /* Rx rd Desc Relax Order */
1481 #define IXGBE_DCA_RXCTRL_DATA_WRO_EN	(1 << 13) /* Rx wr data Relax Order */
1482 #define IXGBE_DCA_RXCTRL_HEAD_WRO_EN	(1 << 15) /* Rx wr header RO */
1483 
1484 #define IXGBE_DCA_TXCTRL_CPUID_MASK	0x0000001F /* Tx CPUID Mask */
1485 #define IXGBE_DCA_TXCTRL_CPUID_MASK_82599	0xFF000000 /* Tx CPUID Mask */
1486 #define IXGBE_DCA_TXCTRL_CPUID_SHIFT_82599	24 /* Tx CPUID Shift */
1487 #define IXGBE_DCA_TXCTRL_DESC_DCA_EN	(1 << 5) /* DCA Tx Desc enable */
1488 #define IXGBE_DCA_TXCTRL_DESC_RRO_EN	(1 << 9) /* Tx rd Desc Relax Order */
1489 #define IXGBE_DCA_TXCTRL_DESC_WRO_EN	(1 << 11) /* Tx Desc writeback RO bit */
1490 #define IXGBE_DCA_TXCTRL_DATA_RRO_EN	(1 << 13) /* Tx rd data Relax Order */
1491 #define IXGBE_DCA_MAX_QUEUES_82598	16 /* DCA regs only on 16 queues */
1492 
1493 /* MSCA Bit Masks */
1494 #define IXGBE_MSCA_NP_ADDR_MASK		0x0000FFFF /* MDI Addr (new prot) */
1495 #define IXGBE_MSCA_NP_ADDR_SHIFT	0
1496 #define IXGBE_MSCA_DEV_TYPE_MASK	0x001F0000 /* Dev Type (new prot) */
1497 #define IXGBE_MSCA_DEV_TYPE_SHIFT	16 /* Register Address (old prot */
1498 #define IXGBE_MSCA_PHY_ADDR_MASK	0x03E00000 /* PHY Address mask */
1499 #define IXGBE_MSCA_PHY_ADDR_SHIFT	21 /* PHY Address shift*/
1500 #define IXGBE_MSCA_OP_CODE_MASK		0x0C000000 /* OP CODE mask */
1501 #define IXGBE_MSCA_OP_CODE_SHIFT	26 /* OP CODE shift */
1502 #define IXGBE_MSCA_ADDR_CYCLE		0x00000000 /* OP CODE 00 (addr cycle) */
1503 #define IXGBE_MSCA_WRITE		0x04000000 /* OP CODE 01 (wr) */
1504 #define IXGBE_MSCA_READ			0x0C000000 /* OP CODE 11 (rd) */
1505 #define IXGBE_MSCA_READ_AUTOINC		0x08000000 /* OP CODE 10 (rd auto inc)*/
1506 #define IXGBE_MSCA_ST_CODE_MASK		0x30000000 /* ST Code mask */
1507 #define IXGBE_MSCA_ST_CODE_SHIFT	28 /* ST Code shift */
1508 #define IXGBE_MSCA_NEW_PROTOCOL		0x00000000 /* ST CODE 00 (new prot) */
1509 #define IXGBE_MSCA_OLD_PROTOCOL		0x10000000 /* ST CODE 01 (old prot) */
1510 #define IXGBE_MSCA_MDI_COMMAND		0x40000000 /* Initiate MDI command */
1511 #define IXGBE_MSCA_MDI_IN_PROG_EN	0x80000000 /* MDI in progress ena */
1512 
1513 /* MSRWD bit masks */
1514 #define IXGBE_MSRWD_WRITE_DATA_MASK	0x0000FFFF
1515 #define IXGBE_MSRWD_WRITE_DATA_SHIFT	0
1516 #define IXGBE_MSRWD_READ_DATA_MASK	0xFFFF0000
1517 #define IXGBE_MSRWD_READ_DATA_SHIFT	16
1518 
1519 /* Atlas registers */
1520 #define IXGBE_ATLAS_PDN_LPBK		0x24
1521 #define IXGBE_ATLAS_PDN_10G		0xB
1522 #define IXGBE_ATLAS_PDN_1G		0xC
1523 #define IXGBE_ATLAS_PDN_AN		0xD
1524 
1525 /* Atlas bit masks */
1526 #define IXGBE_ATLASCTL_WRITE_CMD	0x00010000
1527 #define IXGBE_ATLAS_PDN_TX_REG_EN	0x10
1528 #define IXGBE_ATLAS_PDN_TX_10G_QL_ALL	0xF0
1529 #define IXGBE_ATLAS_PDN_TX_1G_QL_ALL	0xF0
1530 #define IXGBE_ATLAS_PDN_TX_AN_QL_ALL	0xF0
1531 
1532 /* Omer bit masks */
1533 #define IXGBE_CORECTL_WRITE_CMD		0x00010000
1534 
1535 /* Device Type definitions for new protocol MDIO commands */
1536 #define IXGBE_MDIO_ZERO_DEV_TYPE		0x0
1537 #define IXGBE_MDIO_PMA_PMD_DEV_TYPE		0x1
1538 #define IXGBE_MDIO_PCS_DEV_TYPE			0x3
1539 #define IXGBE_MDIO_PHY_XS_DEV_TYPE		0x4
1540 #define IXGBE_MDIO_AUTO_NEG_DEV_TYPE		0x7
1541 #define IXGBE_MDIO_VENDOR_SPECIFIC_1_DEV_TYPE	0x1E   /* Device 30 */
1542 #define IXGBE_TWINAX_DEV			1
1543 
1544 #define IXGBE_MDIO_COMMAND_TIMEOUT	100 /* PHY Timeout for 1 GB mode */
1545 
1546 #define IXGBE_MDIO_VENDOR_SPECIFIC_1_CONTROL		0x0 /* VS1 Ctrl Reg */
1547 #define IXGBE_MDIO_VENDOR_SPECIFIC_1_STATUS		0x1 /* VS1 Status Reg */
1548 #define IXGBE_MDIO_VENDOR_SPECIFIC_1_LINK_STATUS	0x0008 /* 1 = Link Up */
1549 #define IXGBE_MDIO_VENDOR_SPECIFIC_1_SPEED_STATUS	0x0010 /* 0-10G, 1-1G */
1550 #define IXGBE_MDIO_VENDOR_SPECIFIC_1_10G_SPEED		0x0018
1551 #define IXGBE_MDIO_VENDOR_SPECIFIC_1_1G_SPEED		0x0010
1552 
1553 #define IXGBE_MDIO_AUTO_NEG_CONTROL	0x0 /* AUTO_NEG Control Reg */
1554 #define IXGBE_MDIO_AUTO_NEG_STATUS	0x1 /* AUTO_NEG Status Reg */
1555 #define IXGBE_MDIO_AUTO_NEG_VENDOR_STAT	0xC800 /* AUTO_NEG Vendor Status Reg */
1556 #define IXGBE_MDIO_AUTO_NEG_VENDOR_TX_ALARM 0xCC00 /* AUTO_NEG Vendor TX Reg */
1557 #define IXGBE_MDIO_AUTO_NEG_VENDOR_TX_ALARM2 0xCC01 /* AUTO_NEG Vendor Tx Reg */
1558 #define IXGBE_MDIO_AUTO_NEG_VEN_LSC	0x1 /* AUTO_NEG Vendor Tx LSC */
1559 #define IXGBE_MDIO_AUTO_NEG_ADVT	0x10 /* AUTO_NEG Advt Reg */
1560 #define IXGBE_MDIO_AUTO_NEG_LP		0x13 /* AUTO_NEG LP Status Reg */
1561 #define IXGBE_MDIO_AUTO_NEG_EEE_ADVT	0x3C /* AUTO_NEG EEE Advt Reg */
1562 #define IXGBE_AUTO_NEG_10GBASE_EEE_ADVT	0x8  /* AUTO NEG EEE 10GBaseT Advt */
1563 #define IXGBE_AUTO_NEG_1000BASE_EEE_ADVT 0x4  /* AUTO NEG EEE 1000BaseT Advt */
1564 #define IXGBE_AUTO_NEG_100BASE_EEE_ADVT	0x2  /* AUTO NEG EEE 100BaseT Advt */
1565 #define IXGBE_MDIO_PHY_XS_CONTROL	0x0 /* PHY_XS Control Reg */
1566 #define IXGBE_MDIO_PHY_XS_RESET		0x8000 /* PHY_XS Reset */
1567 #define IXGBE_MDIO_PHY_ID_HIGH		0x2 /* PHY ID High Reg*/
1568 #define IXGBE_MDIO_PHY_ID_LOW		0x3 /* PHY ID Low Reg*/
1569 #define IXGBE_MDIO_PHY_SPEED_ABILITY	0x4 /* Speed Ability Reg */
1570 #define IXGBE_MDIO_PHY_SPEED_10G	0x0001 /* 10G capable */
1571 #define IXGBE_MDIO_PHY_SPEED_1G		0x0010 /* 1G capable */
1572 #define IXGBE_MDIO_PHY_SPEED_100M	0x0020 /* 100M capable */
1573 #define IXGBE_MDIO_PHY_EXT_ABILITY	0xB /* Ext Ability Reg */
1574 #define IXGBE_MDIO_PHY_10GBASET_ABILITY		0x0004 /* 10GBaseT capable */
1575 #define IXGBE_MDIO_PHY_1000BASET_ABILITY	0x0020 /* 1000BaseT capable */
1576 #define IXGBE_MDIO_PHY_100BASETX_ABILITY	0x0080 /* 100BaseTX capable */
1577 #define IXGBE_MDIO_PHY_SET_LOW_POWER_MODE	0x0800 /* Set low power mode */
1578 #define IXGBE_AUTO_NEG_LP_STATUS	0xE820 /* AUTO NEG Rx LP Status Reg */
1579 #define IXGBE_AUTO_NEG_LP_1000BASE_CAP	0x8000 /* AUTO NEG Rx LP 1000BaseT Cap */
1580 #define IXGBE_AUTO_NEG_LP_10GBASE_CAP	0x0800 /* AUTO NEG Rx LP 10GBaseT Cap */
1581 #define IXGBE_AUTO_NEG_10GBASET_STAT	0x0021 /* AUTO NEG 10G BaseT Stat */
1582 
1583 #define IXGBE_MDIO_TX_VENDOR_ALARMS_3		0xCC02 /* Vendor Alarms 3 Reg */
1584 #define IXGBE_MDIO_TX_VENDOR_ALARMS_3_RST_MASK	0x3 /* PHY Reset Complete Mask */
1585 #define IXGBE_MDIO_GLOBAL_RES_PR_10 0xC479 /* Global Resv Provisioning 10 Reg */
1586 #define IXGBE_MDIO_POWER_UP_STALL		0x8000 /* Power Up Stall */
1587 #define IXGBE_MDIO_GLOBAL_INT_CHIP_STD_MASK	0xFF00 /* int std mask */
1588 #define IXGBE_MDIO_GLOBAL_CHIP_STD_INT_FLAG	0xFC00 /* chip std int flag */
1589 #define IXGBE_MDIO_GLOBAL_INT_CHIP_VEN_MASK	0xFF01 /* int chip-wide mask */
1590 #define IXGBE_MDIO_GLOBAL_INT_CHIP_VEN_FLAG	0xFC01 /* int chip-wide mask */
1591 #define IXGBE_MDIO_GLOBAL_ALARM_1		0xCC00 /* Global alarm 1 */
1592 #define IXGBE_MDIO_GLOBAL_ALM_1_DEV_FAULT	0x0010 /* device fault */
1593 #define IXGBE_MDIO_GLOBAL_ALM_1_HI_TMP_FAIL	0x4000 /* high temp failure */
1594 #define IXGBE_MDIO_GLOBAL_FAULT_MSG	0xC850 /* Global Fault Message */
1595 #define IXGBE_MDIO_GLOBAL_FAULT_MSG_HI_TMP	0x8007 /* high temp failure */
1596 #define IXGBE_MDIO_GLOBAL_INT_MASK		0xD400 /* Global int mask */
1597 #define IXGBE_MDIO_GLOBAL_AN_VEN_ALM_INT_EN	0x1000 /* autoneg vendor alarm int enable */
1598 #define IXGBE_MDIO_GLOBAL_ALARM_1_INT		0x4 /* int in Global alarm 1 */
1599 #define IXGBE_MDIO_GLOBAL_VEN_ALM_INT_EN	0x1 /* vendor alarm int enable */
1600 #define IXGBE_MDIO_GLOBAL_STD_ALM2_INT		0x200 /* vendor alarm2 int mask */
1601 #define IXGBE_MDIO_GLOBAL_INT_HI_TEMP_EN	0x4000 /* int high temp enable */
1602 #define IXGBE_MDIO_GLOBAL_INT_DEV_FAULT_EN 0x0010 /* int dev fault enable */
1603 #define IXGBE_MDIO_PMA_PMD_CONTROL_ADDR	0x0000 /* PMA/PMD Control Reg */
1604 #define IXGBE_MDIO_PMA_PMD_SDA_SCL_ADDR	0xC30A /* PHY_XS SDA/SCL Addr Reg */
1605 #define IXGBE_MDIO_PMA_PMD_SDA_SCL_DATA	0xC30B /* PHY_XS SDA/SCL Data Reg */
1606 #define IXGBE_MDIO_PMA_PMD_SDA_SCL_STAT	0xC30C /* PHY_XS SDA/SCL Status Reg */
1607 #define IXGBE_MDIO_PMA_TX_VEN_LASI_INT_MASK 0xD401 /* PHY TX Vendor LASI */
1608 #define IXGBE_MDIO_PMA_TX_VEN_LASI_INT_EN   0x1 /* PHY TX Vendor LASI enable */
1609 #define IXGBE_MDIO_PMD_STD_TX_DISABLE_CNTR 0x9 /* Standard Transmit Dis Reg */
1610 #define IXGBE_MDIO_PMD_GLOBAL_TX_DISABLE 0x0001 /* PMD Global Transmit Dis */
1611 
1612 #define IXGBE_PCRC8ECL		0x0E810 /* PCR CRC-8 Error Count Lo */
1613 #define IXGBE_PCRC8ECH		0x0E811 /* PCR CRC-8 Error Count Hi */
1614 #define IXGBE_PCRC8ECH_MASK	0x1F
1615 #define IXGBE_LDPCECL		0x0E820 /* PCR Uncorrected Error Count Lo */
1616 #define IXGBE_LDPCECH		0x0E821 /* PCR Uncorrected Error Count Hi */
1617 
1618 /* MII clause 22/28 definitions */
1619 #define IXGBE_MDIO_PHY_LOW_POWER_MODE	0x0800
1620 
1621 #define IXGBE_MDIO_XENPAK_LASI_STATUS		0x9005 /* XENPAK LASI Status register*/
1622 #define IXGBE_XENPAK_LASI_LINK_STATUS_ALARM	0x1 /* Link Status Alarm change */
1623 
1624 #define IXGBE_MDIO_AUTO_NEG_LINK_STATUS		0x4 /* Indicates if link is up */
1625 
1626 #define IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_MASK	0x7 /* Speed/Duplex Mask */
1627 #define IXGBE_MDIO_AUTO_NEG_VEN_STAT_SPEED_MASK		0x6 /* Speed Mask */
1628 #define IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_10M_HALF	0x0 /* 10Mb/s Half Duplex */
1629 #define IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_10M_FULL	0x1 /* 10Mb/s Full Duplex */
1630 #define IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_100M_HALF	0x2 /* 100Mb/s Half Duplex */
1631 #define IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_100M_FULL	0x3 /* 100Mb/s Full Duplex */
1632 #define IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_1GB_HALF	0x4 /* 1Gb/s Half Duplex */
1633 #define IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_1GB_FULL	0x5 /* 1Gb/s Full Duplex */
1634 #define IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_10GB_HALF	0x6 /* 10Gb/s Half Duplex */
1635 #define IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_10GB_FULL	0x7 /* 10Gb/s Full Duplex */
1636 #define IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_1GB		0x4 /* 1Gb/s */
1637 #define IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_10GB		0x6 /* 10Gb/s */
1638 
1639 #define IXGBE_MII_10GBASE_T_AUTONEG_CTRL_REG	0x20   /* 10G Control Reg */
1640 #define IXGBE_MII_AUTONEG_VENDOR_PROVISION_1_REG 0xC400 /* 1G Provisioning 1 */
1641 #define IXGBE_MII_AUTONEG_XNP_TX_REG		0x17   /* 1G XNP Transmit */
1642 #define IXGBE_MII_AUTONEG_ADVERTISE_REG		0x10   /* 100M Advertisement */
1643 #define IXGBE_MII_10GBASE_T_ADVERTISE		0x1000 /* full duplex, bit:12*/
1644 #define IXGBE_MII_1GBASE_T_ADVERTISE_XNP_TX	0x4000 /* full duplex, bit:14*/
1645 #define IXGBE_MII_1GBASE_T_ADVERTISE		0x8000 /* full duplex, bit:15*/
1646 #define IXGBE_MII_2_5GBASE_T_ADVERTISE		0x0400
1647 #define IXGBE_MII_5GBASE_T_ADVERTISE		0x0800
1648 #define IXGBE_MII_100BASE_T_ADVERTISE		0x0100 /* full duplex, bit:8 */
1649 #define IXGBE_MII_100BASE_T_ADVERTISE_HALF	0x0080 /* half duplex, bit:7 */
1650 #define IXGBE_MII_RESTART			0x200
1651 #define IXGBE_MII_AUTONEG_COMPLETE		0x20
1652 #define IXGBE_MII_AUTONEG_LINK_UP		0x04
1653 #define IXGBE_MII_AUTONEG_REG			0x0
1654 
1655 #define IXGBE_PHY_REVISION_MASK		0xFFFFFFF0
1656 #define IXGBE_MAX_PHY_ADDR		32
1657 
1658 /* PHY IDs*/
1659 #define TN1010_PHY_ID	0x00A19410
1660 #define TNX_FW_REV	0xB
1661 #define X540_PHY_ID	0x01540200
1662 #define X550_PHY_ID2	0x01540223
1663 #define X550_PHY_ID3	0x01540221
1664 #define X557_PHY_ID	0x01540240
1665 #define X557_PHY_ID2	0x01540250
1666 #define AQ_FW_REV	0x20
1667 #define QT2022_PHY_ID	0x0043A400
1668 #define ATH_PHY_ID	0x03429050
1669 
1670 /* PHY Types */
1671 #define IXGBE_M88E1500_E_PHY_ID	0x01410DD0
1672 #define IXGBE_M88E1543_E_PHY_ID	0x01410EA0
1673 
1674 /* Special PHY Init Routine */
1675 #define IXGBE_PHY_INIT_OFFSET_NL	0x002B
1676 #define IXGBE_PHY_INIT_END_NL		0xFFFF
1677 #define IXGBE_CONTROL_MASK_NL		0xF000
1678 #define IXGBE_DATA_MASK_NL		0x0FFF
1679 #define IXGBE_CONTROL_SHIFT_NL		12
1680 #define IXGBE_DELAY_NL			0
1681 #define IXGBE_DATA_NL			1
1682 #define IXGBE_CONTROL_NL		0x000F
1683 #define IXGBE_CONTROL_EOL_NL		0x0FFF
1684 #define IXGBE_CONTROL_SOL_NL		0x0000
1685 
1686 /* General purpose Interrupt Enable */
1687 #define IXGBE_SDP0_GPIEN	0x00000001 /* SDP0 */
1688 #define IXGBE_SDP1_GPIEN	0x00000002 /* SDP1 */
1689 #define IXGBE_SDP2_GPIEN	0x00000004 /* SDP2 */
1690 #define IXGBE_SDP0_GPIEN_X540	0x00000002 /* SDP0 on X540 and X550 */
1691 #define IXGBE_SDP1_GPIEN_X540	0x00000004 /* SDP1 on X540 and X550 */
1692 #define IXGBE_SDP2_GPIEN_X540	0x00000008 /* SDP2 on X540 and X550 */
1693 #define IXGBE_SDP0_GPIEN_X550	IXGBE_SDP0_GPIEN_X540
1694 #define IXGBE_SDP1_GPIEN_X550	IXGBE_SDP1_GPIEN_X540
1695 #define IXGBE_SDP2_GPIEN_X550	IXGBE_SDP2_GPIEN_X540
1696 #define IXGBE_SDP0_GPIEN_X550EM_x	IXGBE_SDP0_GPIEN_X540
1697 #define IXGBE_SDP1_GPIEN_X550EM_x	IXGBE_SDP1_GPIEN_X540
1698 #define IXGBE_SDP2_GPIEN_X550EM_x	IXGBE_SDP2_GPIEN_X540
1699 #define IXGBE_SDP0_GPIEN_X550EM_a	IXGBE_SDP0_GPIEN_X540
1700 #define IXGBE_SDP1_GPIEN_X550EM_a	IXGBE_SDP1_GPIEN_X540
1701 #define IXGBE_SDP2_GPIEN_X550EM_a	IXGBE_SDP2_GPIEN_X540
1702 #define IXGBE_SDP0_GPIEN_BY_MAC(_hw)	IXGBE_BY_MAC((_hw), SDP0_GPIEN)
1703 #define IXGBE_SDP1_GPIEN_BY_MAC(_hw)	IXGBE_BY_MAC((_hw), SDP1_GPIEN)
1704 #define IXGBE_SDP2_GPIEN_BY_MAC(_hw)	IXGBE_BY_MAC((_hw), SDP2_GPIEN)
1705 
1706 #define IXGBE_GPIE_MSIX_MODE	0x00000010 /* MSI-X mode */
1707 #define IXGBE_GPIE_OCD		0x00000020 /* Other Clear Disable */
1708 #define IXGBE_GPIE_EIMEN	0x00000040 /* Immediate Interrupt Enable */
1709 #define IXGBE_GPIE_EIAME	0x40000000
1710 #define IXGBE_GPIE_PBA_SUPPORT	0x80000000
1711 #define IXGBE_GPIE_RSC_DELAY_SHIFT	11
1712 #define IXGBE_GPIE_VTMODE_MASK	0x0000C000 /* VT Mode Mask */
1713 #define IXGBE_GPIE_VTMODE_16	0x00004000 /* 16 VFs 8 queues per VF */
1714 #define IXGBE_GPIE_VTMODE_32	0x00008000 /* 32 VFs 4 queues per VF */
1715 #define IXGBE_GPIE_VTMODE_64	0x0000C000 /* 64 VFs 2 queues per VF */
1716 
1717 /* Packet Buffer Initialization */
1718 #define IXGBE_MAX_PACKET_BUFFERS	8
1719 
1720 #define IXGBE_TXPBSIZE_20KB	0x00005000 /* 20KB Packet Buffer */
1721 #define IXGBE_TXPBSIZE_40KB	0x0000A000 /* 40KB Packet Buffer */
1722 #define IXGBE_RXPBSIZE_48KB	0x0000C000 /* 48KB Packet Buffer */
1723 #define IXGBE_RXPBSIZE_64KB	0x00010000 /* 64KB Packet Buffer */
1724 #define IXGBE_RXPBSIZE_80KB	0x00014000 /* 80KB Packet Buffer */
1725 #define IXGBE_RXPBSIZE_128KB	0x00020000 /* 128KB Packet Buffer */
1726 #define IXGBE_RXPBSIZE_MAX	0x00080000 /* 512KB Packet Buffer */
1727 #define IXGBE_TXPBSIZE_MAX	0x00028000 /* 160KB Packet Buffer */
1728 
1729 #define IXGBE_TXPKT_SIZE_MAX	0xA /* Max Tx Packet size */
1730 #define IXGBE_MAX_PB		8
1731 
1732 /* Packet buffer allocation strategies */
1733 enum {
1734 	PBA_STRATEGY_EQUAL	= 0, /* Distribute PB space equally */
1735 #define PBA_STRATEGY_EQUAL	PBA_STRATEGY_EQUAL
1736 	PBA_STRATEGY_WEIGHTED	= 1, /* Weight front half of TCs */
1737 #define PBA_STRATEGY_WEIGHTED	PBA_STRATEGY_WEIGHTED
1738 };
1739 
1740 /* Transmit Flow Control status */
1741 #define IXGBE_TFCS_TXOFF	0x00000001
1742 #define IXGBE_TFCS_TXOFF0	0x00000100
1743 #define IXGBE_TFCS_TXOFF1	0x00000200
1744 #define IXGBE_TFCS_TXOFF2	0x00000400
1745 #define IXGBE_TFCS_TXOFF3	0x00000800
1746 #define IXGBE_TFCS_TXOFF4	0x00001000
1747 #define IXGBE_TFCS_TXOFF5	0x00002000
1748 #define IXGBE_TFCS_TXOFF6	0x00004000
1749 #define IXGBE_TFCS_TXOFF7	0x00008000
1750 
1751 /* TCP Timer */
1752 #define IXGBE_TCPTIMER_KS		0x00000100
1753 #define IXGBE_TCPTIMER_COUNT_ENABLE	0x00000200
1754 #define IXGBE_TCPTIMER_COUNT_FINISH	0x00000400
1755 #define IXGBE_TCPTIMER_LOOP		0x00000800
1756 #define IXGBE_TCPTIMER_DURATION_MASK	0x000000FF
1757 
1758 /* HLREG0 Bit Masks */
1759 #define IXGBE_HLREG0_TXCRCEN		0x00000001 /* bit  0 */
1760 #define IXGBE_HLREG0_RXCRCSTRP		0x00000002 /* bit  1 */
1761 #define IXGBE_HLREG0_JUMBOEN		0x00000004 /* bit  2 */
1762 #define IXGBE_HLREG0_TXPADEN		0x00000400 /* bit 10 */
1763 #define IXGBE_HLREG0_TXPAUSEEN		0x00001000 /* bit 12 */
1764 #define IXGBE_HLREG0_RXPAUSEEN		0x00004000 /* bit 14 */
1765 #define IXGBE_HLREG0_LPBK		0x00008000 /* bit 15 */
1766 #define IXGBE_HLREG0_MDCSPD		0x00010000 /* bit 16 */
1767 #define IXGBE_HLREG0_CONTMDC		0x00020000 /* bit 17 */
1768 #define IXGBE_HLREG0_CTRLFLTR		0x00040000 /* bit 18 */
1769 #define IXGBE_HLREG0_PREPEND		0x00F00000 /* bits 20-23 */
1770 #define IXGBE_HLREG0_PRIPAUSEEN		0x01000000 /* bit 24 */
1771 #define IXGBE_HLREG0_RXPAUSERECDA	0x06000000 /* bits 25-26 */
1772 #define IXGBE_HLREG0_RXLNGTHERREN	0x08000000 /* bit 27 */
1773 #define IXGBE_HLREG0_RXPADSTRIPEN	0x10000000 /* bit 28 */
1774 
1775 /* VMD_CTL bitmasks */
1776 #define IXGBE_VMD_CTL_VMDQ_EN		0x00000001
1777 #define IXGBE_VMD_CTL_VMDQ_FILTER	0x00000002
1778 
1779 /* VT_CTL bitmasks */
1780 #define IXGBE_VT_CTL_DIS_DEFPL		0x20000000 /* disable default pool */
1781 #define IXGBE_VT_CTL_REPLEN		0x40000000 /* replication enabled */
1782 #define IXGBE_VT_CTL_VT_ENABLE		0x00000001  /* Enable VT Mode */
1783 #define IXGBE_VT_CTL_POOL_SHIFT		7
1784 #define IXGBE_VT_CTL_POOL_MASK		(0x3F << IXGBE_VT_CTL_POOL_SHIFT)
1785 
1786 /* VMOLR bitmasks */
1787 #define IXGBE_VMOLR_UPE		0x00400000 /* unicast promiscuous */
1788 #define IXGBE_VMOLR_VPE		0x00800000 /* VLAN promiscuous */
1789 #define IXGBE_VMOLR_AUPE	0x01000000 /* accept untagged packets */
1790 #define IXGBE_VMOLR_ROMPE	0x02000000 /* accept packets in MTA tbl */
1791 #define IXGBE_VMOLR_ROPE	0x04000000 /* accept packets in UC tbl */
1792 #define IXGBE_VMOLR_BAM		0x08000000 /* accept broadcast packets */
1793 #define IXGBE_VMOLR_MPE		0x10000000 /* multicast promiscuous */
1794 
1795 /* VFRE bitmask */
1796 #define IXGBE_VFRE_ENABLE_ALL	0xFFFFFFFF
1797 
1798 #define IXGBE_VF_INIT_TIMEOUT	200 /* Number of retries to clear RSTI */
1799 
1800 /* RDHMPN and TDHMPN bitmasks */
1801 #define IXGBE_RDHMPN_RDICADDR		0x007FF800
1802 #define IXGBE_RDHMPN_RDICRDREQ		0x00800000
1803 #define IXGBE_RDHMPN_RDICADDR_SHIFT	11
1804 #define IXGBE_TDHMPN_TDICADDR		0x003FF800
1805 #define IXGBE_TDHMPN_TDICRDREQ		0x00800000
1806 #define IXGBE_TDHMPN_TDICADDR_SHIFT	11
1807 
1808 #define IXGBE_RDMAM_MEM_SEL_SHIFT		13
1809 #define IXGBE_RDMAM_DWORD_SHIFT			9
1810 #define IXGBE_RDMAM_DESC_COMP_FIFO		1
1811 #define IXGBE_RDMAM_DFC_CMD_FIFO		2
1812 #define IXGBE_RDMAM_RSC_HEADER_ADDR		3
1813 #define IXGBE_RDMAM_TCN_STATUS_RAM		4
1814 #define IXGBE_RDMAM_WB_COLL_FIFO		5
1815 #define IXGBE_RDMAM_QSC_CNT_RAM			6
1816 #define IXGBE_RDMAM_QSC_FCOE_RAM		7
1817 #define IXGBE_RDMAM_QSC_QUEUE_CNT		8
1818 #define IXGBE_RDMAM_QSC_QUEUE_RAM		0xA
1819 #define IXGBE_RDMAM_QSC_RSC_RAM			0xB
1820 #define IXGBE_RDMAM_DESC_COM_FIFO_RANGE		135
1821 #define IXGBE_RDMAM_DESC_COM_FIFO_COUNT		4
1822 #define IXGBE_RDMAM_DFC_CMD_FIFO_RANGE		48
1823 #define IXGBE_RDMAM_DFC_CMD_FIFO_COUNT		7
1824 #define IXGBE_RDMAM_RSC_HEADER_ADDR_RANGE	32
1825 #define IXGBE_RDMAM_RSC_HEADER_ADDR_COUNT	4
1826 #define IXGBE_RDMAM_TCN_STATUS_RAM_RANGE	256
1827 #define IXGBE_RDMAM_TCN_STATUS_RAM_COUNT	9
1828 #define IXGBE_RDMAM_WB_COLL_FIFO_RANGE		8
1829 #define IXGBE_RDMAM_WB_COLL_FIFO_COUNT		4
1830 #define IXGBE_RDMAM_QSC_CNT_RAM_RANGE		64
1831 #define IXGBE_RDMAM_QSC_CNT_RAM_COUNT		4
1832 #define IXGBE_RDMAM_QSC_FCOE_RAM_RANGE		512
1833 #define IXGBE_RDMAM_QSC_FCOE_RAM_COUNT		5
1834 #define IXGBE_RDMAM_QSC_QUEUE_CNT_RANGE		32
1835 #define IXGBE_RDMAM_QSC_QUEUE_CNT_COUNT		4
1836 #define IXGBE_RDMAM_QSC_QUEUE_RAM_RANGE		128
1837 #define IXGBE_RDMAM_QSC_QUEUE_RAM_COUNT		8
1838 #define IXGBE_RDMAM_QSC_RSC_RAM_RANGE		32
1839 #define IXGBE_RDMAM_QSC_RSC_RAM_COUNT		8
1840 
1841 #define IXGBE_TXDESCIC_READY	0x80000000
1842 
1843 /* Receive Checksum Control */
1844 #define IXGBE_RXCSUM_IPPCSE	0x00001000 /* IP payload checksum enable */
1845 #define IXGBE_RXCSUM_PCSD	0x00002000 /* packet checksum disabled */
1846 
1847 /* FCRTL Bit Masks */
1848 #define IXGBE_FCRTL_XONE	0x80000000 /* XON enable */
1849 #define IXGBE_FCRTH_FCEN	0x80000000 /* Packet buffer fc enable */
1850 
1851 /* PAP bit masks*/
1852 #define IXGBE_PAP_TXPAUSECNT_MASK	0x0000FFFF /* Pause counter mask */
1853 
1854 /* RMCS Bit Masks */
1855 #define IXGBE_RMCS_RRM			0x00000002 /* Rx Recycle Mode enable */
1856 /* Receive Arbitration Control: 0 Round Robin, 1 DFP */
1857 #define IXGBE_RMCS_RAC			0x00000004
1858 /* Deficit Fixed Prio ena */
1859 #define IXGBE_RMCS_DFP			IXGBE_RMCS_RAC
1860 #define IXGBE_RMCS_TFCE_802_3X		0x00000008 /* Tx Priority FC ena */
1861 #define IXGBE_RMCS_TFCE_PRIORITY	0x00000010 /* Tx Priority FC ena */
1862 #define IXGBE_RMCS_ARBDIS		0x00000040 /* Arbitration disable bit */
1863 
1864 /* FCCFG Bit Masks */
1865 #define IXGBE_FCCFG_TFCE_802_3X		0x00000008 /* Tx link FC enable */
1866 #define IXGBE_FCCFG_TFCE_PRIORITY	0x00000010 /* Tx priority FC enable */
1867 
1868 /* Interrupt register bitmasks */
1869 
1870 /* Extended Interrupt Cause Read */
1871 #define IXGBE_EICR_RTX_QUEUE	0x0000FFFF /* RTx Queue Interrupt */
1872 #define IXGBE_EICR_FLOW_DIR	0x00010000 /* FDir Exception */
1873 #define IXGBE_EICR_RX_MISS	0x00020000 /* Packet Buffer Overrun */
1874 #define IXGBE_EICR_PCI		0x00040000 /* PCI Exception */
1875 #define IXGBE_EICR_MAILBOX	0x00080000 /* VF to PF Mailbox Interrupt */
1876 #define IXGBE_EICR_LSC		0x00100000 /* Link Status Change */
1877 #define IXGBE_EICR_LINKSEC	0x00200000 /* PN Threshold */
1878 #define IXGBE_EICR_MNG		0x00400000 /* Manageability Event Interrupt */
1879 #define IXGBE_EICR_TS		0x00800000 /* Thermal Sensor Event */
1880 #define IXGBE_EICR_TIMESYNC	0x01000000 /* Timesync Event */
1881 #define IXGBE_EICR_GPI_SDP0	0x01000000 /* Gen Purpose Interrupt on SDP0 */
1882 #define IXGBE_EICR_GPI_SDP1	0x02000000 /* Gen Purpose Interrupt on SDP1 */
1883 #define IXGBE_EICR_GPI_SDP2	0x04000000 /* Gen Purpose Interrupt on SDP2 */
1884 #define IXGBE_EICR_ECC		0x10000000 /* ECC Error */
1885 #define IXGBE_EICR_GPI_SDP0_X540 0x02000000 /* Gen Purpose Interrupt on SDP0 */
1886 #define IXGBE_EICR_GPI_SDP1_X540 0x04000000 /* Gen Purpose Interrupt on SDP1 */
1887 #define IXGBE_EICR_GPI_SDP2_X540 0x08000000 /* Gen Purpose Interrupt on SDP2 */
1888 #define IXGBE_EICR_GPI_SDP0_X550	IXGBE_EICR_GPI_SDP0_X540
1889 #define IXGBE_EICR_GPI_SDP1_X550	IXGBE_EICR_GPI_SDP1_X540
1890 #define IXGBE_EICR_GPI_SDP2_X550	IXGBE_EICR_GPI_SDP2_X540
1891 #define IXGBE_EICR_GPI_SDP0_X550EM_x	IXGBE_EICR_GPI_SDP0_X540
1892 #define IXGBE_EICR_GPI_SDP1_X550EM_x	IXGBE_EICR_GPI_SDP1_X540
1893 #define IXGBE_EICR_GPI_SDP2_X550EM_x	IXGBE_EICR_GPI_SDP2_X540
1894 #define IXGBE_EICR_GPI_SDP0_X550EM_a	IXGBE_EICR_GPI_SDP0_X540
1895 #define IXGBE_EICR_GPI_SDP1_X550EM_a	IXGBE_EICR_GPI_SDP1_X540
1896 #define IXGBE_EICR_GPI_SDP2_X550EM_a	IXGBE_EICR_GPI_SDP2_X540
1897 #define IXGBE_EICR_GPI_SDP0_BY_MAC(_hw)	IXGBE_BY_MAC((_hw), EICR_GPI_SDP0)
1898 #define IXGBE_EICR_GPI_SDP1_BY_MAC(_hw)	IXGBE_BY_MAC((_hw), EICR_GPI_SDP1)
1899 #define IXGBE_EICR_GPI_SDP2_BY_MAC(_hw)	IXGBE_BY_MAC((_hw), EICR_GPI_SDP2)
1900 
1901 #define IXGBE_EICR_PBUR		0x10000000 /* Packet Buffer Handler Error */
1902 #define IXGBE_EICR_DHER		0x20000000 /* Descriptor Handler Error */
1903 #define IXGBE_EICR_TCP_TIMER	0x40000000 /* TCP Timer */
1904 #define IXGBE_EICR_OTHER	0x80000000 /* Interrupt Cause Active */
1905 
1906 /* Extended Interrupt Cause Set */
1907 #define IXGBE_EICS_RTX_QUEUE	IXGBE_EICR_RTX_QUEUE /* RTx Queue Interrupt */
1908 #define IXGBE_EICS_FLOW_DIR	IXGBE_EICR_FLOW_DIR  /* FDir Exception */
1909 #define IXGBE_EICS_RX_MISS	IXGBE_EICR_RX_MISS   /* Pkt Buffer Overrun */
1910 #define IXGBE_EICS_PCI		IXGBE_EICR_PCI /* PCI Exception */
1911 #define IXGBE_EICS_MAILBOX	IXGBE_EICR_MAILBOX   /* VF to PF Mailbox Int */
1912 #define IXGBE_EICS_LSC		IXGBE_EICR_LSC /* Link Status Change */
1913 #define IXGBE_EICS_MNG		IXGBE_EICR_MNG /* MNG Event Interrupt */
1914 #define IXGBE_EICS_TIMESYNC	IXGBE_EICR_TIMESYNC /* Timesync Event */
1915 #define IXGBE_EICS_GPI_SDP0	IXGBE_EICR_GPI_SDP0 /* SDP0 Gen Purpose Int */
1916 #define IXGBE_EICS_GPI_SDP1	IXGBE_EICR_GPI_SDP1 /* SDP1 Gen Purpose Int */
1917 #define IXGBE_EICS_GPI_SDP2	IXGBE_EICR_GPI_SDP2 /* SDP2 Gen Purpose Int */
1918 #define IXGBE_EICS_ECC		IXGBE_EICR_ECC /* ECC Error */
1919 #define IXGBE_EICS_GPI_SDP0_BY_MAC(_hw)	IXGBE_EICR_GPI_SDP0_BY_MAC(_hw)
1920 #define IXGBE_EICS_GPI_SDP1_BY_MAC(_hw)	IXGBE_EICR_GPI_SDP1_BY_MAC(_hw)
1921 #define IXGBE_EICS_GPI_SDP2_BY_MAC(_hw)	IXGBE_EICR_GPI_SDP2_BY_MAC(_hw)
1922 #define IXGBE_EICS_PBUR		IXGBE_EICR_PBUR /* Pkt Buf Handler Err */
1923 #define IXGBE_EICS_DHER		IXGBE_EICR_DHER /* Desc Handler Error */
1924 #define IXGBE_EICS_TCP_TIMER	IXGBE_EICR_TCP_TIMER /* TCP Timer */
1925 #define IXGBE_EICS_OTHER	IXGBE_EICR_OTHER /* INT Cause Active */
1926 
1927 /* Extended Interrupt Mask Set */
1928 #define IXGBE_EIMS_RTX_QUEUE	IXGBE_EICR_RTX_QUEUE /* RTx Queue Interrupt */
1929 #define IXGBE_EIMS_FLOW_DIR	IXGBE_EICR_FLOW_DIR /* FDir Exception */
1930 #define IXGBE_EIMS_RX_MISS	IXGBE_EICR_RX_MISS /* Packet Buffer Overrun */
1931 #define IXGBE_EIMS_PCI		IXGBE_EICR_PCI /* PCI Exception */
1932 #define IXGBE_EIMS_MAILBOX	IXGBE_EICR_MAILBOX   /* VF to PF Mailbox Int */
1933 #define IXGBE_EIMS_LSC		IXGBE_EICR_LSC /* Link Status Change */
1934 #define IXGBE_EIMS_MNG		IXGBE_EICR_MNG /* MNG Event Interrupt */
1935 #define IXGBE_EIMS_TS		IXGBE_EICR_TS /* Thermal Sensor Event */
1936 #define IXGBE_EIMS_TIMESYNC	IXGBE_EICR_TIMESYNC /* Timesync Event */
1937 #define IXGBE_EIMS_GPI_SDP0	IXGBE_EICR_GPI_SDP0 /* SDP0 Gen Purpose Int */
1938 #define IXGBE_EIMS_GPI_SDP1	IXGBE_EICR_GPI_SDP1 /* SDP1 Gen Purpose Int */
1939 #define IXGBE_EIMS_GPI_SDP2	IXGBE_EICR_GPI_SDP2 /* SDP2 Gen Purpose Int */
1940 #define IXGBE_EIMS_ECC		IXGBE_EICR_ECC /* ECC Error */
1941 #define IXGBE_EIMS_GPI_SDP0_BY_MAC(_hw)	IXGBE_EICR_GPI_SDP0_BY_MAC(_hw)
1942 #define IXGBE_EIMS_GPI_SDP1_BY_MAC(_hw)	IXGBE_EICR_GPI_SDP1_BY_MAC(_hw)
1943 #define IXGBE_EIMS_GPI_SDP2_BY_MAC(_hw)	IXGBE_EICR_GPI_SDP2_BY_MAC(_hw)
1944 #define IXGBE_EIMS_PBUR		IXGBE_EICR_PBUR /* Pkt Buf Handler Err */
1945 #define IXGBE_EIMS_DHER		IXGBE_EICR_DHER /* Descr Handler Error */
1946 #define IXGBE_EIMS_TCP_TIMER	IXGBE_EICR_TCP_TIMER /* TCP Timer */
1947 #define IXGBE_EIMS_OTHER	IXGBE_EICR_OTHER /* INT Cause Active */
1948 
1949 /* Extended Interrupt Mask Clear */
1950 #define IXGBE_EIMC_RTX_QUEUE	IXGBE_EICR_RTX_QUEUE /* RTx Queue Interrupt */
1951 #define IXGBE_EIMC_FLOW_DIR	IXGBE_EICR_FLOW_DIR /* FDir Exception */
1952 #define IXGBE_EIMC_RX_MISS	IXGBE_EICR_RX_MISS /* Packet Buffer Overrun */
1953 #define IXGBE_EIMC_PCI		IXGBE_EICR_PCI /* PCI Exception */
1954 #define IXGBE_EIMC_MAILBOX	IXGBE_EICR_MAILBOX /* VF to PF Mailbox Int */
1955 #define IXGBE_EIMC_LSC		IXGBE_EICR_LSC /* Link Status Change */
1956 #define IXGBE_EIMC_MNG		IXGBE_EICR_MNG /* MNG Event Interrupt */
1957 #define IXGBE_EIMC_TIMESYNC	IXGBE_EICR_TIMESYNC /* Timesync Event */
1958 #define IXGBE_EIMC_GPI_SDP0	IXGBE_EICR_GPI_SDP0 /* SDP0 Gen Purpose Int */
1959 #define IXGBE_EIMC_GPI_SDP1	IXGBE_EICR_GPI_SDP1 /* SDP1 Gen Purpose Int */
1960 #define IXGBE_EIMC_GPI_SDP2	IXGBE_EICR_GPI_SDP2  /* SDP2 Gen Purpose Int */
1961 #define IXGBE_EIMC_ECC		IXGBE_EICR_ECC /* ECC Error */
1962 #define IXGBE_EIMC_GPI_SDP0_BY_MAC(_hw)	IXGBE_EICR_GPI_SDP0_BY_MAC(_hw)
1963 #define IXGBE_EIMC_GPI_SDP1_BY_MAC(_hw)	IXGBE_EICR_GPI_SDP1_BY_MAC(_hw)
1964 #define IXGBE_EIMC_GPI_SDP2_BY_MAC(_hw)	IXGBE_EICR_GPI_SDP2_BY_MAC(_hw)
1965 #define IXGBE_EIMC_PBUR		IXGBE_EICR_PBUR /* Pkt Buf Handler Err */
1966 #define IXGBE_EIMC_DHER		IXGBE_EICR_DHER /* Desc Handler Err */
1967 #define IXGBE_EIMC_TCP_TIMER	IXGBE_EICR_TCP_TIMER /* TCP Timer */
1968 #define IXGBE_EIMC_OTHER	IXGBE_EICR_OTHER /* INT Cause Active */
1969 
1970 #define IXGBE_EIMS_ENABLE_MASK ( \
1971 				IXGBE_EIMS_RTX_QUEUE	| \
1972 				IXGBE_EIMS_LSC		| \
1973 				IXGBE_EIMS_TCP_TIMER	| \
1974 				IXGBE_EIMS_OTHER)
1975 
1976 /* Immediate Interrupt Rx (A.K.A. Low Latency Interrupt) */
1977 #define IXGBE_IMIR_PORT_IM_EN	0x00010000  /* TCP port enable */
1978 #define IXGBE_IMIR_PORT_BP	0x00020000  /* TCP port check bypass */
1979 #define IXGBE_IMIREXT_SIZE_BP	0x00001000  /* Packet size bypass */
1980 #define IXGBE_IMIREXT_CTRL_URG	0x00002000  /* Check URG bit in header */
1981 #define IXGBE_IMIREXT_CTRL_ACK	0x00004000  /* Check ACK bit in header */
1982 #define IXGBE_IMIREXT_CTRL_PSH	0x00008000  /* Check PSH bit in header */
1983 #define IXGBE_IMIREXT_CTRL_RST	0x00010000  /* Check RST bit in header */
1984 #define IXGBE_IMIREXT_CTRL_SYN	0x00020000  /* Check SYN bit in header */
1985 #define IXGBE_IMIREXT_CTRL_FIN	0x00040000  /* Check FIN bit in header */
1986 #define IXGBE_IMIREXT_CTRL_BP	0x00080000  /* Bypass check of control bits */
1987 #define IXGBE_IMIR_SIZE_BP_82599	0x00001000 /* Packet size bypass */
1988 #define IXGBE_IMIR_CTRL_URG_82599	0x00002000 /* Check URG bit in header */
1989 #define IXGBE_IMIR_CTRL_ACK_82599	0x00004000 /* Check ACK bit in header */
1990 #define IXGBE_IMIR_CTRL_PSH_82599	0x00008000 /* Check PSH bit in header */
1991 #define IXGBE_IMIR_CTRL_RST_82599	0x00010000 /* Check RST bit in header */
1992 #define IXGBE_IMIR_CTRL_SYN_82599	0x00020000 /* Check SYN bit in header */
1993 #define IXGBE_IMIR_CTRL_FIN_82599	0x00040000 /* Check FIN bit in header */
1994 #define IXGBE_IMIR_CTRL_BP_82599	0x00080000 /* Bypass chk of ctrl bits */
1995 #define IXGBE_IMIR_LLI_EN_82599		0x00100000 /* Enables low latency Int */
1996 #define IXGBE_IMIR_RX_QUEUE_MASK_82599	0x0000007F /* Rx Queue Mask */
1997 #define IXGBE_IMIR_RX_QUEUE_SHIFT_82599	21 /* Rx Queue Shift */
1998 #define IXGBE_IMIRVP_PRIORITY_MASK	0x00000007 /* VLAN priority mask */
1999 #define IXGBE_IMIRVP_PRIORITY_EN	0x00000008 /* VLAN priority enable */
2000 
2001 #define IXGBE_MAX_FTQF_FILTERS		128
2002 #define IXGBE_FTQF_PROTOCOL_MASK	0x00000003
2003 #define IXGBE_FTQF_PROTOCOL_TCP		0x00000000
2004 #define IXGBE_FTQF_PROTOCOL_UDP		0x00000001
2005 #define IXGBE_FTQF_PROTOCOL_SCTP	2
2006 #define IXGBE_FTQF_PRIORITY_MASK	0x00000007
2007 #define IXGBE_FTQF_PRIORITY_SHIFT	2
2008 #define IXGBE_FTQF_POOL_MASK		0x0000003F
2009 #define IXGBE_FTQF_POOL_SHIFT		8
2010 #define IXGBE_FTQF_5TUPLE_MASK_MASK	0x0000001F
2011 #define IXGBE_FTQF_5TUPLE_MASK_SHIFT	25
2012 #define IXGBE_FTQF_SOURCE_ADDR_MASK	0x1E
2013 #define IXGBE_FTQF_DEST_ADDR_MASK	0x1D
2014 #define IXGBE_FTQF_SOURCE_PORT_MASK	0x1B
2015 #define IXGBE_FTQF_DEST_PORT_MASK	0x17
2016 #define IXGBE_FTQF_PROTOCOL_COMP_MASK	0x0F
2017 #define IXGBE_FTQF_POOL_MASK_EN		0x40000000
2018 #define IXGBE_FTQF_QUEUE_ENABLE		0x80000000
2019 
2020 /* Interrupt clear mask */
2021 #define IXGBE_IRQ_CLEAR_MASK	0xFFFFFFFF
2022 
2023 /* Interrupt Vector Allocation Registers */
2024 #define IXGBE_IVAR_REG_NUM		25
2025 #define IXGBE_IVAR_REG_NUM_82599	64
2026 #define IXGBE_IVAR_TXRX_ENTRY		96
2027 #define IXGBE_IVAR_RX_ENTRY		64
2028 #define IXGBE_IVAR_RX_QUEUE(_i)		(0 + (_i))
2029 #define IXGBE_IVAR_TX_QUEUE(_i)		(64 + (_i))
2030 #define IXGBE_IVAR_TX_ENTRY		32
2031 
2032 #define IXGBE_IVAR_TCP_TIMER_INDEX	96 /* 0 based index */
2033 #define IXGBE_IVAR_OTHER_CAUSES_INDEX	97 /* 0 based index */
2034 
2035 #define IXGBE_MSIX_VECTOR(_i)		(0 + (_i))
2036 
2037 #define IXGBE_IVAR_ALLOC_VAL		0x80 /* Interrupt Allocation valid */
2038 
2039 /* ETYPE Queue Filter/Select Bit Masks */
2040 #define IXGBE_MAX_ETQF_FILTERS		8
2041 #define IXGBE_ETQF_FCOE			0x08000000 /* bit 27 */
2042 #define IXGBE_ETQF_BCN			0x10000000 /* bit 28 */
2043 #define IXGBE_ETQF_TX_ANTISPOOF		0x20000000 /* bit 29 */
2044 #define IXGBE_ETQF_1588			0x40000000 /* bit 30 */
2045 #define IXGBE_ETQF_FILTER_EN		0x80000000 /* bit 31 */
2046 #define IXGBE_ETQF_POOL_ENABLE		(1 << 26) /* bit 26 */
2047 #define IXGBE_ETQF_POOL_SHIFT		20
2048 
2049 #define IXGBE_ETQS_RX_QUEUE		0x007F0000 /* bits 22:16 */
2050 #define IXGBE_ETQS_RX_QUEUE_SHIFT	16
2051 #define IXGBE_ETQS_LLI			0x20000000 /* bit 29 */
2052 #define IXGBE_ETQS_QUEUE_EN		0x80000000 /* bit 31 */
2053 
2054 /*
2055  * ETQF filter list: one static filter per filter consumer. This is
2056  *		   to avoid filter collisions later. Add new filters
2057  *		   here!!
2058  *
2059  * Current filters:
2060  *	EAPOL 802.1x (0x888e): Filter 0
2061  *	FCoE (0x8906):	 Filter 2
2062  *	1588 (0x88f7):	 Filter 3
2063  *	FIP  (0x8914):	 Filter 4
2064  *	LLDP (0x88CC):	 Filter 5
2065  *	LACP (0x8809):	 Filter 6
2066  *	FC   (0x8808):	 Filter 7
2067  */
2068 #define IXGBE_ETQF_FILTER_EAPOL		0
2069 #define IXGBE_ETQF_FILTER_FCOE		2
2070 #define IXGBE_ETQF_FILTER_1588		3
2071 #define IXGBE_ETQF_FILTER_FIP		4
2072 #define IXGBE_ETQF_FILTER_LLDP		5
2073 #define IXGBE_ETQF_FILTER_LACP		6
2074 #define IXGBE_ETQF_FILTER_FC		7
2075 /* VLAN Control Bit Masks */
2076 #define IXGBE_VLNCTRL_VET		0x0000FFFF  /* bits 0-15 */
2077 #define IXGBE_VLNCTRL_CFI		0x10000000  /* bit 28 */
2078 #define IXGBE_VLNCTRL_CFIEN		0x20000000  /* bit 29 */
2079 #define IXGBE_VLNCTRL_VFE		0x40000000  /* bit 30 */
2080 #define IXGBE_VLNCTRL_VME		0x80000000  /* bit 31 */
2081 
2082 /* VLAN pool filtering masks */
2083 #define IXGBE_VLVF_VIEN			0x80000000  /* filter is valid */
2084 #define IXGBE_VLVF_ENTRIES		64
2085 #define IXGBE_VLVF_VLANID_MASK		0x00000FFF
2086 /* Per VF Port VLAN insertion rules */
2087 #define IXGBE_VMVIR_VLANA_DEFAULT	0x40000000 /* Always use default VLAN */
2088 #define IXGBE_VMVIR_VLANA_NEVER		0x80000000 /* Never insert VLAN tag */
2089 
2090 #define IXGBE_ETHERNET_IEEE_VLAN_TYPE	0x8100  /* 802.1q protocol */
2091 
2092 /* STATUS Bit Masks */
2093 #define IXGBE_STATUS_LAN_ID		0x0000000C /* LAN ID */
2094 #define IXGBE_STATUS_LAN_ID_SHIFT	2 /* LAN ID Shift*/
2095 #define IXGBE_STATUS_GIO		0x00080000 /* GIO Master Ena Status */
2096 
2097 #define IXGBE_STATUS_LAN_ID_0	0x00000000 /* LAN ID 0 */
2098 #define IXGBE_STATUS_LAN_ID_1	0x00000004 /* LAN ID 1 */
2099 
2100 /* ESDP Bit Masks */
2101 #define IXGBE_ESDP_SDP0		0x00000001 /* SDP0 Data Value */
2102 #define IXGBE_ESDP_SDP1		0x00000002 /* SDP1 Data Value */
2103 #define IXGBE_ESDP_SDP2		0x00000004 /* SDP2 Data Value */
2104 #define IXGBE_ESDP_SDP3		0x00000008 /* SDP3 Data Value */
2105 #define IXGBE_ESDP_SDP4		0x00000010 /* SDP4 Data Value */
2106 #define IXGBE_ESDP_SDP5		0x00000020 /* SDP5 Data Value */
2107 #define IXGBE_ESDP_SDP6		0x00000040 /* SDP6 Data Value */
2108 #define IXGBE_ESDP_SDP7		0x00000080 /* SDP7 Data Value */
2109 #define IXGBE_ESDP_SDP0_DIR	0x00000100 /* SDP0 IO direction */
2110 #define IXGBE_ESDP_SDP1_DIR	0x00000200 /* SDP1 IO direction */
2111 #define IXGBE_ESDP_SDP2_DIR	0x00000400 /* SDP1 IO direction */
2112 #define IXGBE_ESDP_SDP3_DIR	0x00000800 /* SDP3 IO direction */
2113 #define IXGBE_ESDP_SDP4_DIR	0x00001000 /* SDP4 IO direction */
2114 #define IXGBE_ESDP_SDP5_DIR	0x00002000 /* SDP5 IO direction */
2115 #define IXGBE_ESDP_SDP6_DIR	0x00004000 /* SDP6 IO direction */
2116 #define IXGBE_ESDP_SDP7_DIR	0x00008000 /* SDP7 IO direction */
2117 #define IXGBE_ESDP_SDP0_NATIVE	0x00010000 /* SDP0 IO mode */
2118 #define IXGBE_ESDP_SDP1_NATIVE	0x00020000 /* SDP1 IO mode */
2119 
2120 
2121 /* LEDCTL Bit Masks */
2122 #define IXGBE_LED_IVRT_BASE		0x00000040
2123 #define IXGBE_LED_BLINK_BASE		0x00000080
2124 #define IXGBE_LED_MODE_MASK_BASE	0x0000000F
2125 #define IXGBE_LED_OFFSET(_base, _i)	(_base << (8 * (_i)))
2126 #define IXGBE_LED_MODE_SHIFT(_i)	(8*(_i))
2127 #define IXGBE_LED_IVRT(_i)	IXGBE_LED_OFFSET(IXGBE_LED_IVRT_BASE, _i)
2128 #define IXGBE_LED_BLINK(_i)	IXGBE_LED_OFFSET(IXGBE_LED_BLINK_BASE, _i)
2129 #define IXGBE_LED_MODE_MASK(_i)	IXGBE_LED_OFFSET(IXGBE_LED_MODE_MASK_BASE, _i)
2130 #define IXGBE_X557_LED_MANUAL_SET_MASK	(1 << 8)
2131 #define IXGBE_X557_MAX_LED_INDEX	3
2132 #define IXGBE_X557_LED_PROVISIONING	0xC430
2133 
2134 /* LED modes */
2135 #define IXGBE_LED_LINK_UP	0x0
2136 #define IXGBE_LED_LINK_10G	0x1
2137 #define IXGBE_LED_MAC		0x2
2138 #define IXGBE_LED_FILTER	0x3
2139 #define IXGBE_LED_LINK_ACTIVE	0x4
2140 #define IXGBE_LED_LINK_1G	0x5
2141 #define IXGBE_LED_ON		0xE
2142 #define IXGBE_LED_OFF		0xF
2143 
2144 /* AUTOC Bit Masks */
2145 #define IXGBE_AUTOC_KX4_KX_SUPP_MASK 0xC0000000
2146 #define IXGBE_AUTOC_KX4_SUPP	0x80000000
2147 #define IXGBE_AUTOC_KX_SUPP	0x40000000
2148 #define IXGBE_AUTOC_PAUSE	0x30000000
2149 #define IXGBE_AUTOC_ASM_PAUSE	0x20000000
2150 #define IXGBE_AUTOC_SYM_PAUSE	0x10000000
2151 #define IXGBE_AUTOC_RF		0x08000000
2152 #define IXGBE_AUTOC_PD_TMR	0x06000000
2153 #define IXGBE_AUTOC_AN_RX_LOOSE	0x01000000
2154 #define IXGBE_AUTOC_AN_RX_DRIFT	0x00800000
2155 #define IXGBE_AUTOC_AN_RX_ALIGN	0x007C0000
2156 #define IXGBE_AUTOC_FECA	0x00040000
2157 #define IXGBE_AUTOC_FECR	0x00020000
2158 #define IXGBE_AUTOC_KR_SUPP	0x00010000
2159 #define IXGBE_AUTOC_AN_RESTART	0x00001000
2160 #define IXGBE_AUTOC_FLU		0x00000001
2161 #define IXGBE_AUTOC_LMS_SHIFT	13
2162 #define IXGBE_AUTOC_LMS_10G_SERIAL	(0x3 << IXGBE_AUTOC_LMS_SHIFT)
2163 #define IXGBE_AUTOC_LMS_KX4_KX_KR	(0x4 << IXGBE_AUTOC_LMS_SHIFT)
2164 #define IXGBE_AUTOC_LMS_SGMII_1G_100M	(0x5 << IXGBE_AUTOC_LMS_SHIFT)
2165 #define IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN	(0x6 << IXGBE_AUTOC_LMS_SHIFT)
2166 #define IXGBE_AUTOC_LMS_KX4_KX_KR_SGMII	(0x7 << IXGBE_AUTOC_LMS_SHIFT)
2167 #define IXGBE_AUTOC_LMS_MASK		(0x7 << IXGBE_AUTOC_LMS_SHIFT)
2168 #define IXGBE_AUTOC_LMS_1G_LINK_NO_AN	(0x0 << IXGBE_AUTOC_LMS_SHIFT)
2169 #define IXGBE_AUTOC_LMS_10G_LINK_NO_AN	(0x1 << IXGBE_AUTOC_LMS_SHIFT)
2170 #define IXGBE_AUTOC_LMS_1G_AN		(0x2 << IXGBE_AUTOC_LMS_SHIFT)
2171 #define IXGBE_AUTOC_LMS_KX4_AN		(0x4 << IXGBE_AUTOC_LMS_SHIFT)
2172 #define IXGBE_AUTOC_LMS_KX4_AN_1G_AN	(0x6 << IXGBE_AUTOC_LMS_SHIFT)
2173 #define IXGBE_AUTOC_LMS_ATTACH_TYPE	(0x7 << IXGBE_AUTOC_10G_PMA_PMD_SHIFT)
2174 
2175 #define IXGBE_AUTOC_1G_PMA_PMD_MASK	0x00000200
2176 #define IXGBE_AUTOC_1G_PMA_PMD_SHIFT	9
2177 #define IXGBE_AUTOC_10G_PMA_PMD_MASK	0x00000180
2178 #define IXGBE_AUTOC_10G_PMA_PMD_SHIFT	7
2179 #define IXGBE_AUTOC_10G_XAUI	(0x0 << IXGBE_AUTOC_10G_PMA_PMD_SHIFT)
2180 #define IXGBE_AUTOC_10G_KX4	(0x1 << IXGBE_AUTOC_10G_PMA_PMD_SHIFT)
2181 #define IXGBE_AUTOC_10G_CX4	(0x2 << IXGBE_AUTOC_10G_PMA_PMD_SHIFT)
2182 #define IXGBE_AUTOC_1G_BX	(0x0 << IXGBE_AUTOC_1G_PMA_PMD_SHIFT)
2183 #define IXGBE_AUTOC_1G_KX	(0x1 << IXGBE_AUTOC_1G_PMA_PMD_SHIFT)
2184 #define IXGBE_AUTOC_1G_SFI	(0x0 << IXGBE_AUTOC_1G_PMA_PMD_SHIFT)
2185 #define IXGBE_AUTOC_1G_KX_BX	(0x1 << IXGBE_AUTOC_1G_PMA_PMD_SHIFT)
2186 
2187 #define IXGBE_AUTOC2_UPPER_MASK	0xFFFF0000
2188 #define IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_MASK	0x00030000
2189 #define IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT	16
2190 #define IXGBE_AUTOC2_10G_KR	(0x0 << IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT)
2191 #define IXGBE_AUTOC2_10G_XFI	(0x1 << IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT)
2192 #define IXGBE_AUTOC2_10G_SFI	(0x2 << IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT)
2193 #define IXGBE_AUTOC2_LINK_DISABLE_ON_D3_MASK	0x50000000
2194 #define IXGBE_AUTOC2_LINK_DISABLE_MASK		0x70000000
2195 
2196 #define IXGBE_MACC_FLU		0x00000001
2197 #define IXGBE_MACC_FSV_10G	0x00030000
2198 #define IXGBE_MACC_FS		0x00040000
2199 #define IXGBE_MAC_RX2TX_LPBK	0x00000002
2200 
2201 /* Veto Bit definiton */
2202 #define IXGBE_MMNGC_MNG_VETO	0x00000001
2203 
2204 /* LINKS Bit Masks */
2205 #define IXGBE_LINKS_KX_AN_COMP	0x80000000
2206 #define IXGBE_LINKS_UP		0x40000000
2207 #define IXGBE_LINKS_SPEED	0x20000000
2208 #define IXGBE_LINKS_MODE	0x18000000
2209 #define IXGBE_LINKS_RX_MODE	0x06000000
2210 #define IXGBE_LINKS_TX_MODE	0x01800000
2211 #define IXGBE_LINKS_XGXS_EN	0x00400000
2212 #define IXGBE_LINKS_SGMII_EN	0x02000000
2213 #define IXGBE_LINKS_PCS_1G_EN	0x00200000
2214 #define IXGBE_LINKS_1G_AN_EN	0x00100000
2215 #define IXGBE_LINKS_KX_AN_IDLE	0x00080000
2216 #define IXGBE_LINKS_1G_SYNC	0x00040000
2217 #define IXGBE_LINKS_10G_ALIGN	0x00020000
2218 #define IXGBE_LINKS_10G_LANE_SYNC	0x00017000
2219 #define IXGBE_LINKS_TL_FAULT		0x00001000
2220 #define IXGBE_LINKS_SIGNAL		0x00000F00
2221 
2222 #define IXGBE_LINKS_SPEED_NON_STD	0x08000000
2223 #define IXGBE_LINKS_SPEED_82599		0x30000000
2224 #define IXGBE_LINKS_SPEED_10G_82599	0x30000000
2225 #define IXGBE_LINKS_SPEED_1G_82599	0x20000000
2226 #define IXGBE_LINKS_SPEED_100_82599	0x10000000
2227 #define IXGBE_LINKS_SPEED_10_X550EM_A	0x00000000
2228 #define IXGBE_LINK_UP_TIME		90 /* 9.0 Seconds */
2229 #define IXGBE_AUTO_NEG_TIME		45 /* 4.5 Seconds */
2230 
2231 #define IXGBE_LINKS2_AN_SUPPORTED	0x00000040
2232 
2233 /* PCS1GLSTA Bit Masks */
2234 #define IXGBE_PCS1GLSTA_LINK_OK		1
2235 #define IXGBE_PCS1GLSTA_SYNK_OK		0x10
2236 #define IXGBE_PCS1GLSTA_AN_COMPLETE	0x10000
2237 #define IXGBE_PCS1GLSTA_AN_PAGE_RX	0x20000
2238 #define IXGBE_PCS1GLSTA_AN_TIMED_OUT	0x40000
2239 #define IXGBE_PCS1GLSTA_AN_REMOTE_FAULT	0x80000
2240 #define IXGBE_PCS1GLSTA_AN_ERROR_RWS	0x100000
2241 
2242 #define IXGBE_PCS1GANA_SYM_PAUSE	0x80
2243 #define IXGBE_PCS1GANA_ASM_PAUSE	0x100
2244 
2245 /* PCS1GLCTL Bit Masks */
2246 #define IXGBE_PCS1GLCTL_AN_1G_TIMEOUT_EN 0x00040000 /* PCS 1G autoneg to en */
2247 #define IXGBE_PCS1GLCTL_FLV_LINK_UP	1
2248 #define IXGBE_PCS1GLCTL_FORCE_LINK	0x20
2249 #define IXGBE_PCS1GLCTL_LOW_LINK_LATCH	0x40
2250 #define IXGBE_PCS1GLCTL_AN_ENABLE	0x10000
2251 #define IXGBE_PCS1GLCTL_AN_RESTART	0x20000
2252 
2253 /* ANLP1 Bit Masks */
2254 #define IXGBE_ANLP1_PAUSE		0x0C00
2255 #define IXGBE_ANLP1_SYM_PAUSE		0x0400
2256 #define IXGBE_ANLP1_ASM_PAUSE		0x0800
2257 #define IXGBE_ANLP1_AN_STATE_MASK	0x000f0000
2258 
2259 /* SW Semaphore Register bitmasks */
2260 #define IXGBE_SWSM_SMBI		0x00000001 /* Driver Semaphore bit */
2261 #define IXGBE_SWSM_SWESMBI	0x00000002 /* FW Semaphore bit */
2262 #define IXGBE_SWSM_WMNG		0x00000004 /* Wake MNG Clock */
2263 #define IXGBE_SWFW_REGSMP	0x80000000 /* Register Semaphore bit 31 */
2264 
2265 /* SW_FW_SYNC/GSSR definitions */
2266 #define IXGBE_GSSR_EEP_SM		0x0001
2267 #define IXGBE_GSSR_PHY0_SM		0x0002
2268 #define IXGBE_GSSR_PHY1_SM		0x0004
2269 #define IXGBE_GSSR_MAC_CSR_SM		0x0008
2270 #define IXGBE_GSSR_FLASH_SM		0x0010
2271 #define IXGBE_GSSR_NVM_UPDATE_SM	0x0200
2272 #define IXGBE_GSSR_SW_MNG_SM		0x0400
2273 #define IXGBE_GSSR_TOKEN_SM	0x40000000 /* SW bit for shared access */
2274 #define IXGBE_GSSR_SHARED_I2C_SM 0x1806 /* Wait for both phys and both I2Cs */
2275 #define IXGBE_GSSR_I2C_MASK	0x1800
2276 #define IXGBE_GSSR_NVM_PHY_MASK	0xF
2277 
2278 /* FW Status register bitmask */
2279 #define IXGBE_FWSTS_FWRI	0x00000200 /* Firmware Reset Indication */
2280 
2281 /* EEC Register */
2282 #define IXGBE_EEC_SK		0x00000001 /* EEPROM Clock */
2283 #define IXGBE_EEC_CS		0x00000002 /* EEPROM Chip Select */
2284 #define IXGBE_EEC_DI		0x00000004 /* EEPROM Data In */
2285 #define IXGBE_EEC_DO		0x00000008 /* EEPROM Data Out */
2286 #define IXGBE_EEC_FWE_MASK	0x00000030 /* FLASH Write Enable */
2287 #define IXGBE_EEC_FWE_DIS	0x00000010 /* Disable FLASH writes */
2288 #define IXGBE_EEC_FWE_EN	0x00000020 /* Enable FLASH writes */
2289 #define IXGBE_EEC_FWE_SHIFT	4
2290 #define IXGBE_EEC_REQ		0x00000040 /* EEPROM Access Request */
2291 #define IXGBE_EEC_GNT		0x00000080 /* EEPROM Access Grant */
2292 #define IXGBE_EEC_PRES		0x00000100 /* EEPROM Present */
2293 #define IXGBE_EEC_ARD		0x00000200 /* EEPROM Auto Read Done */
2294 #define IXGBE_EEC_FLUP		0x00800000 /* Flash update command */
2295 #define IXGBE_EEC_SEC1VAL	0x02000000 /* Sector 1 Valid */
2296 #define IXGBE_EEC_FLUDONE	0x04000000 /* Flash update done */
2297 /* EEPROM Addressing bits based on type (0-small, 1-large) */
2298 #define IXGBE_EEC_ADDR_SIZE	0x00000400
2299 #define IXGBE_EEC_SIZE		0x00007800 /* EEPROM Size */
2300 #define IXGBE_EERD_MAX_ADDR	0x00003FFF /* EERD alows 14 bits for addr. */
2301 
2302 #define IXGBE_EEC_SIZE_SHIFT		11
2303 #define IXGBE_EEPROM_WORD_SIZE_SHIFT	6
2304 #define IXGBE_EEPROM_OPCODE_BITS	8
2305 
2306 /* FLA Register */
2307 #define IXGBE_FLA_LOCKED	0x00000040
2308 
2309 /* Part Number String Length */
2310 #define IXGBE_PBANUM_LENGTH	11
2311 
2312 /* Checksum and EEPROM pointers */
2313 #define IXGBE_PBANUM_PTR_GUARD		0xFAFA
2314 #define IXGBE_EEPROM_CHECKSUM		0x3F
2315 #define IXGBE_EEPROM_SUM		0xBABA
2316 #define IXGBE_EEPROM_CTRL_4		0x45
2317 #define IXGBE_EE_CTRL_4_INST_ID		0x10
2318 #define IXGBE_EE_CTRL_4_INST_ID_SHIFT	4
2319 #define IXGBE_PCIE_ANALOG_PTR		0x03
2320 #define IXGBE_ATLAS0_CONFIG_PTR		0x04
2321 #define IXGBE_PHY_PTR			0x04
2322 #define IXGBE_ATLAS1_CONFIG_PTR		0x05
2323 #define IXGBE_OPTION_ROM_PTR		0x05
2324 #define IXGBE_PCIE_GENERAL_PTR		0x06
2325 #define IXGBE_PCIE_CONFIG0_PTR		0x07
2326 #define IXGBE_PCIE_CONFIG1_PTR		0x08
2327 #define IXGBE_CORE0_PTR			0x09
2328 #define IXGBE_CORE1_PTR			0x0A
2329 #define IXGBE_MAC0_PTR			0x0B
2330 #define IXGBE_MAC1_PTR			0x0C
2331 #define IXGBE_CSR0_CONFIG_PTR		0x0D
2332 #define IXGBE_CSR1_CONFIG_PTR		0x0E
2333 #define IXGBE_PCIE_ANALOG_PTR_X550	0x02
2334 #define IXGBE_SHADOW_RAM_SIZE_X550	0x4000
2335 #define IXGBE_IXGBE_PCIE_GENERAL_SIZE	0x24
2336 #define IXGBE_PCIE_CONFIG_SIZE		0x08
2337 #define IXGBE_EEPROM_LAST_WORD		0x41
2338 #define IXGBE_FW_PTR			0x0F
2339 #define IXGBE_PBANUM0_PTR		0x15
2340 #define IXGBE_PBANUM1_PTR		0x16
2341 #define IXGBE_ALT_MAC_ADDR_PTR		0x37
2342 #define IXGBE_FREE_SPACE_PTR		0X3E
2343 
2344 #define IXGBE_SAN_MAC_ADDR_PTR		0x28
2345 #define IXGBE_DEVICE_CAPS		0x2C
2346 #define IXGBE_82599_SERIAL_NUMBER_MAC_ADDR	0x11
2347 #define IXGBE_X550_SERIAL_NUMBER_MAC_ADDR	0x04
2348 
2349 #define IXGBE_PCIE_MSIX_82599_CAPS	0x72
2350 #define IXGBE_MAX_MSIX_VECTORS_82599	0x40
2351 #define IXGBE_PCIE_MSIX_82598_CAPS	0x62
2352 #define IXGBE_MAX_MSIX_VECTORS_82598	0x13
2353 
2354 /* MSI-X capability fields masks */
2355 #define IXGBE_PCIE_MSIX_TBL_SZ_MASK	0x7FF
2356 
2357 /* Legacy EEPROM word offsets */
2358 #define IXGBE_ISCSI_BOOT_CAPS		0x0033
2359 #define IXGBE_ISCSI_SETUP_PORT_0	0x0030
2360 #define IXGBE_ISCSI_SETUP_PORT_1	0x0034
2361 
2362 /* EEPROM Commands - SPI */
2363 #define IXGBE_EEPROM_MAX_RETRY_SPI	5000 /* Max wait 5ms for RDY signal */
2364 #define IXGBE_EEPROM_STATUS_RDY_SPI	0x01
2365 #define IXGBE_EEPROM_READ_OPCODE_SPI	0x03  /* EEPROM read opcode */
2366 #define IXGBE_EEPROM_WRITE_OPCODE_SPI	0x02  /* EEPROM write opcode */
2367 #define IXGBE_EEPROM_A8_OPCODE_SPI	0x08  /* opcode bit-3 = addr bit-8 */
2368 #define IXGBE_EEPROM_WREN_OPCODE_SPI	0x06  /* EEPROM set Write Ena latch */
2369 /* EEPROM reset Write Enable latch */
2370 #define IXGBE_EEPROM_WRDI_OPCODE_SPI	0x04
2371 #define IXGBE_EEPROM_RDSR_OPCODE_SPI	0x05  /* EEPROM read Status reg */
2372 #define IXGBE_EEPROM_WRSR_OPCODE_SPI	0x01  /* EEPROM write Status reg */
2373 #define IXGBE_EEPROM_ERASE4K_OPCODE_SPI	0x20  /* EEPROM ERASE 4KB */
2374 #define IXGBE_EEPROM_ERASE64K_OPCODE_SPI	0xD8  /* EEPROM ERASE 64KB */
2375 #define IXGBE_EEPROM_ERASE256_OPCODE_SPI	0xDB  /* EEPROM ERASE 256B */
2376 
2377 /* EEPROM Read Register */
2378 #define IXGBE_EEPROM_RW_REG_DATA	16 /* data offset in EEPROM read reg */
2379 #define IXGBE_EEPROM_RW_REG_DONE	2 /* Offset to READ done bit */
2380 #define IXGBE_EEPROM_RW_REG_START	1 /* First bit to start operation */
2381 #define IXGBE_EEPROM_RW_ADDR_SHIFT	2 /* Shift to the address bits */
2382 #define IXGBE_NVM_POLL_WRITE		1 /* Flag for polling for wr complete */
2383 #define IXGBE_NVM_POLL_READ		0 /* Flag for polling for rd complete */
2384 
2385 #define NVM_INIT_CTRL_3		0x38
2386 #define NVM_INIT_CTRL_3_LPLU	0x8
2387 #define NVM_INIT_CTRL_3_D10GMP_PORT0 0x40
2388 #define NVM_INIT_CTRL_3_D10GMP_PORT1 0x100
2389 
2390 #define IXGBE_ETH_LENGTH_OF_ADDRESS	6
2391 
2392 #define IXGBE_EEPROM_PAGE_SIZE_MAX	128
2393 #define IXGBE_EEPROM_RD_BUFFER_MAX_COUNT	256 /* words rd in burst */
2394 #define IXGBE_EEPROM_WR_BUFFER_MAX_COUNT	256 /* words wr in burst */
2395 #define IXGBE_EEPROM_CTRL_2		1 /* EEPROM CTRL word 2 */
2396 #define IXGBE_EEPROM_CCD_BIT		2
2397 
2398 #ifndef IXGBE_EEPROM_GRANT_ATTEMPTS
2399 #define IXGBE_EEPROM_GRANT_ATTEMPTS	1000 /* EEPROM attempts to gain grant */
2400 #endif
2401 
2402 /* Number of 5 microseconds we wait for EERD read and
2403  * EERW write to complete */
2404 #define IXGBE_EERD_EEWR_ATTEMPTS	100000
2405 
2406 /* # attempts we wait for flush update to complete */
2407 #define IXGBE_FLUDONE_ATTEMPTS		20000
2408 
2409 #define IXGBE_PCIE_CTRL2		0x5   /* PCIe Control 2 Offset */
2410 #define IXGBE_PCIE_CTRL2_DUMMY_ENABLE	0x8   /* Dummy Function Enable */
2411 #define IXGBE_PCIE_CTRL2_LAN_DISABLE	0x2   /* LAN PCI Disable */
2412 #define IXGBE_PCIE_CTRL2_DISABLE_SELECT	0x1   /* LAN Disable Select */
2413 
2414 #define IXGBE_SAN_MAC_ADDR_PORT0_OFFSET		0x0
2415 #define IXGBE_SAN_MAC_ADDR_PORT1_OFFSET		0x3
2416 #define IXGBE_DEVICE_CAPS_ALLOW_ANY_SFP		0x1
2417 #define IXGBE_DEVICE_CAPS_FCOE_OFFLOADS		0x2
2418 #define IXGBE_DEVICE_CAPS_NO_CROSSTALK_WR	(1 << 7)
2419 #define IXGBE_FW_LESM_PARAMETERS_PTR		0x2
2420 #define IXGBE_FW_LESM_STATE_1			0x1
2421 #define IXGBE_FW_LESM_STATE_ENABLED		0x8000 /* LESM Enable bit */
2422 #define IXGBE_FW_LESM_2_STATES_ENABLED_MASK	0x1F
2423 #define IXGBE_FW_LESM_2_STATES_ENABLED		0x12
2424 #define IXGBE_FW_LESM_STATE0_10G_ENABLED	0x6FFF
2425 #define IXGBE_FW_LESM_STATE1_10G_ENABLED	0x4FFF
2426 #define IXGBE_FW_LESM_STATE0_10G_DISABLED	0x0FFF
2427 #define IXGBE_FW_LESM_STATE1_10G_DISABLED	0x2FFF
2428 #define IXGBE_FW_LESM_PORT0_STATE0_OFFSET	0x2
2429 #define IXGBE_FW_LESM_PORT0_STATE1_OFFSET	0x3
2430 #define IXGBE_FW_LESM_PORT1_STATE0_OFFSET	0x6
2431 #define IXGBE_FW_LESM_PORT1_STATE1_OFFSET	0x7
2432 #define IXGBE_FW_PASSTHROUGH_PATCH_CONFIG_PTR	0x4
2433 #define IXGBE_FW_PATCH_VERSION_4		0x7
2434 #define IXGBE_FCOE_IBA_CAPS_BLK_PTR		0x33 /* iSCSI/FCOE block */
2435 #define IXGBE_FCOE_IBA_CAPS_FCOE		0x20 /* FCOE flags */
2436 #define IXGBE_ISCSI_FCOE_BLK_PTR		0x17 /* iSCSI/FCOE block */
2437 #define IXGBE_ISCSI_FCOE_FLAGS_OFFSET		0x0 /* FCOE flags */
2438 #define IXGBE_ISCSI_FCOE_FLAGS_ENABLE		0x1 /* FCOE flags enable bit */
2439 #define IXGBE_ALT_SAN_MAC_ADDR_BLK_PTR		0x27 /* Alt. SAN MAC block */
2440 #define IXGBE_ALT_SAN_MAC_ADDR_CAPS_OFFSET	0x0 /* Alt SAN MAC capability */
2441 #define IXGBE_ALT_SAN_MAC_ADDR_PORT0_OFFSET	0x1 /* Alt SAN MAC 0 offset */
2442 #define IXGBE_ALT_SAN_MAC_ADDR_PORT1_OFFSET	0x4 /* Alt SAN MAC 1 offset */
2443 #define IXGBE_ALT_SAN_MAC_ADDR_WWNN_OFFSET	0x7 /* Alt WWNN prefix offset */
2444 #define IXGBE_ALT_SAN_MAC_ADDR_WWPN_OFFSET	0x8 /* Alt WWPN prefix offset */
2445 #define IXGBE_ALT_SAN_MAC_ADDR_CAPS_SANMAC	0x0 /* Alt SAN MAC exists */
2446 #define IXGBE_ALT_SAN_MAC_ADDR_CAPS_ALTWWN	0x1 /* Alt WWN base exists */
2447 
2448 /* FW header offset */
2449 #define IXGBE_X540_FW_PASSTHROUGH_PATCH_CONFIG_PTR	0x4
2450 #define IXGBE_X540_FW_MODULE_MASK			0x7FFF
2451 /* 4KB multiplier */
2452 #define IXGBE_X540_FW_MODULE_LENGTH			0x1000
2453 /* version word 2 (month & day) */
2454 #define IXGBE_X540_FW_PATCH_VERSION_2		0x5
2455 /* version word 3 (silicon compatibility & year) */
2456 #define IXGBE_X540_FW_PATCH_VERSION_3		0x6
2457 /* version word 4 (major & minor numbers) */
2458 #define IXGBE_X540_FW_PATCH_VERSION_4		0x7
2459 
2460 #define IXGBE_DEVICE_CAPS_WOL_PORT0_1	0x4 /* WoL supported on ports 0 & 1 */
2461 #define IXGBE_DEVICE_CAPS_WOL_PORT0	0x8 /* WoL supported on port 0 */
2462 #define IXGBE_DEVICE_CAPS_WOL_MASK	0xC /* Mask for WoL capabilities */
2463 
2464 /* PCI Bus Info */
2465 #define IXGBE_PCI_DEVICE_STATUS		0xAA
2466 #define IXGBE_PCI_DEVICE_STATUS_TRANSACTION_PENDING	0x0020
2467 #define IXGBE_PCI_LINK_STATUS		0xB2
2468 #define IXGBE_PCI_DEVICE_CONTROL2	0xC8
2469 #define IXGBE_PCI_LINK_WIDTH		0x3F0
2470 #define IXGBE_PCI_LINK_WIDTH_1		0x10
2471 #define IXGBE_PCI_LINK_WIDTH_2		0x20
2472 #define IXGBE_PCI_LINK_WIDTH_4		0x40
2473 #define IXGBE_PCI_LINK_WIDTH_8		0x80
2474 #define IXGBE_PCI_LINK_SPEED		0xF
2475 #define IXGBE_PCI_LINK_SPEED_2500	0x1
2476 #define IXGBE_PCI_LINK_SPEED_5000	0x2
2477 #define IXGBE_PCI_LINK_SPEED_8000	0x3
2478 #define IXGBE_PCI_HEADER_TYPE_REGISTER	0x0E
2479 #define IXGBE_PCI_HEADER_TYPE_MULTIFUNC	0x80
2480 #define IXGBE_PCI_DEVICE_CONTROL2_16ms	0x0005
2481 
2482 #define IXGBE_PCIDEVCTRL2_TIMEO_MASK	0xf
2483 #define IXGBE_PCIDEVCTRL2_16_32ms_def	0x0
2484 #define IXGBE_PCIDEVCTRL2_50_100us	0x1
2485 #define IXGBE_PCIDEVCTRL2_1_2ms		0x2
2486 #define IXGBE_PCIDEVCTRL2_16_32ms	0x5
2487 #define IXGBE_PCIDEVCTRL2_65_130ms	0x6
2488 #define IXGBE_PCIDEVCTRL2_260_520ms	0x9
2489 #define IXGBE_PCIDEVCTRL2_1_2s		0xa
2490 #define IXGBE_PCIDEVCTRL2_4_8s		0xd
2491 #define IXGBE_PCIDEVCTRL2_17_34s	0xe
2492 
2493 /* Number of 100 microseconds we wait for PCI Express master disable */
2494 #define IXGBE_PCI_MASTER_DISABLE_TIMEOUT	800
2495 
2496 /* Check whether address is multicast. This is little-endian specific check.*/
2497 #define IXGBE_IS_MULTICAST(Address) \
2498 		(bool)(((u8 *)(Address))[0] & ((u8)0x01))
2499 
2500 /* Check whether an address is broadcast. */
2501 #define IXGBE_IS_BROADCAST(Address) \
2502 		((((u8 *)(Address))[0] == ((u8)0xff)) && \
2503 		(((u8 *)(Address))[1] == ((u8)0xff)))
2504 
2505 /* RAH */
2506 #define IXGBE_RAH_VIND_MASK	0x003C0000
2507 #define IXGBE_RAH_VIND_SHIFT	18
2508 #define IXGBE_RAH_AV		0x80000000
2509 #define IXGBE_CLEAR_VMDQ_ALL	0xFFFFFFFF
2510 
2511 /* Header split receive */
2512 #define IXGBE_RFCTL_ISCSI_DIS		0x00000001
2513 #define IXGBE_RFCTL_ISCSI_DWC_MASK	0x0000003E
2514 #define IXGBE_RFCTL_ISCSI_DWC_SHIFT	1
2515 #define IXGBE_RFCTL_RSC_DIS		0x00000020
2516 #define IXGBE_RFCTL_NFSW_DIS		0x00000040
2517 #define IXGBE_RFCTL_NFSR_DIS		0x00000080
2518 #define IXGBE_RFCTL_NFS_VER_MASK	0x00000300
2519 #define IXGBE_RFCTL_NFS_VER_SHIFT	8
2520 #define IXGBE_RFCTL_NFS_VER_2		0
2521 #define IXGBE_RFCTL_NFS_VER_3		1
2522 #define IXGBE_RFCTL_NFS_VER_4		2
2523 #define IXGBE_RFCTL_IPV6_DIS		0x00000400
2524 #define IXGBE_RFCTL_IPV6_XSUM_DIS	0x00000800
2525 #define IXGBE_RFCTL_IPFRSP_DIS		0x00004000
2526 #define IXGBE_RFCTL_IPV6_EX_DIS		0x00010000
2527 #define IXGBE_RFCTL_NEW_IPV6_EXT_DIS	0x00020000
2528 
2529 /* Transmit Config masks */
2530 #define IXGBE_TXDCTL_ENABLE		0x02000000 /* Ena specific Tx Queue */
2531 #define IXGBE_TXDCTL_SWFLSH		0x04000000 /* Tx Desc. wr-bk flushing */
2532 #define IXGBE_TXDCTL_WTHRESH_SHIFT	16 /* shift to WTHRESH bits */
2533 /* Enable short packet padding to 64 bytes */
2534 #define IXGBE_TX_PAD_ENABLE		0x00000400
2535 #define IXGBE_JUMBO_FRAME_ENABLE	0x00000004  /* Allow jumbo frames */
2536 /* This allows for 16K packets + 4k for vlan */
2537 #define IXGBE_MAX_FRAME_SZ		0x40040000
2538 
2539 #define IXGBE_TDWBAL_HEAD_WB_ENABLE	0x1 /* Tx head write-back enable */
2540 #define IXGBE_TDWBAL_SEQNUM_WB_ENABLE	0x2 /* Tx seq# write-back enable */
2541 
2542 /* Receive Config masks */
2543 #define IXGBE_RXCTRL_RXEN		0x00000001 /* Enable Receiver */
2544 #define IXGBE_RXCTRL_DMBYPS		0x00000002 /* Desc Monitor Bypass */
2545 #define IXGBE_RXDCTL_ENABLE		0x02000000 /* Ena specific Rx Queue */
2546 #define IXGBE_RXDCTL_SWFLSH		0x04000000 /* Rx Desc wr-bk flushing */
2547 #define IXGBE_RXDCTL_RLPMLMASK		0x00003FFF /* X540 supported only */
2548 #define IXGBE_RXDCTL_RLPML_EN		0x00008000
2549 #define IXGBE_RXDCTL_VME		0x40000000 /* VLAN mode enable */
2550 
2551 #define IXGBE_TSAUXC_EN_CLK		0x00000004
2552 #define IXGBE_TSAUXC_SYNCLK		0x00000008
2553 #define IXGBE_TSAUXC_SDP0_INT		0x00000040
2554 #define IXGBE_TSAUXC_EN_TT0		0x00000001
2555 #define IXGBE_TSAUXC_EN_TT1		0x00000002
2556 #define IXGBE_TSAUXC_ST0		0x00000010
2557 #define IXGBE_TSAUXC_DISABLE_SYSTIME	0x80000000
2558 
2559 #define IXGBE_TSSDP_TS_SDP0_SEL_MASK	0x000000C0
2560 #define IXGBE_TSSDP_TS_SDP0_CLK0	0x00000080
2561 #define IXGBE_TSSDP_TS_SDP0_EN		0x00000100
2562 
2563 #define IXGBE_TSYNCTXCTL_VALID		0x00000001 /* Tx timestamp valid */
2564 #define IXGBE_TSYNCTXCTL_ENABLED	0x00000010 /* Tx timestamping enabled */
2565 
2566 #define IXGBE_TSYNCRXCTL_VALID		0x00000001 /* Rx timestamp valid */
2567 #define IXGBE_TSYNCRXCTL_TYPE_MASK	0x0000000E /* Rx type mask */
2568 #define IXGBE_TSYNCRXCTL_TYPE_L2_V2	0x00
2569 #define IXGBE_TSYNCRXCTL_TYPE_L4_V1	0x02
2570 #define IXGBE_TSYNCRXCTL_TYPE_L2_L4_V2	0x04
2571 #define IXGBE_TSYNCRXCTL_TYPE_ALL	0x08
2572 #define IXGBE_TSYNCRXCTL_TYPE_EVENT_V2	0x0A
2573 #define IXGBE_TSYNCRXCTL_ENABLED	0x00000010 /* Rx Timestamping enabled */
2574 #define IXGBE_TSYNCRXCTL_TSIP_UT_EN	0x00800000 /* Rx Timestamp in Packet */
2575 #define IXGBE_TSYNCRXCTL_TSIP_UP_MASK	0xFF000000 /* Rx Timestamp UP Mask */
2576 
2577 #define IXGBE_TSIM_SYS_WRAP		0x00000001
2578 #define IXGBE_TSIM_TXTS			0x00000002
2579 #define IXGBE_TSIM_TADJ			0x00000080
2580 
2581 #define IXGBE_TSICR_SYS_WRAP		IXGBE_TSIM_SYS_WRAP
2582 #define IXGBE_TSICR_TXTS		IXGBE_TSIM_TXTS
2583 #define IXGBE_TSICR_TADJ		IXGBE_TSIM_TADJ
2584 
2585 #define IXGBE_RXMTRL_V1_CTRLT_MASK	0x000000FF
2586 #define IXGBE_RXMTRL_V1_SYNC_MSG	0x00
2587 #define IXGBE_RXMTRL_V1_DELAY_REQ_MSG	0x01
2588 #define IXGBE_RXMTRL_V1_FOLLOWUP_MSG	0x02
2589 #define IXGBE_RXMTRL_V1_DELAY_RESP_MSG	0x03
2590 #define IXGBE_RXMTRL_V1_MGMT_MSG	0x04
2591 
2592 #define IXGBE_RXMTRL_V2_MSGID_MASK	0x0000FF00
2593 #define IXGBE_RXMTRL_V2_SYNC_MSG	0x0000
2594 #define IXGBE_RXMTRL_V2_DELAY_REQ_MSG	0x0100
2595 #define IXGBE_RXMTRL_V2_PDELAY_REQ_MSG	0x0200
2596 #define IXGBE_RXMTRL_V2_PDELAY_RESP_MSG	0x0300
2597 #define IXGBE_RXMTRL_V2_FOLLOWUP_MSG	0x0800
2598 #define IXGBE_RXMTRL_V2_DELAY_RESP_MSG	0x0900
2599 #define IXGBE_RXMTRL_V2_PDELAY_FOLLOWUP_MSG 0x0A00
2600 #define IXGBE_RXMTRL_V2_ANNOUNCE_MSG	0x0B00
2601 #define IXGBE_RXMTRL_V2_SIGNALLING_MSG	0x0C00
2602 #define IXGBE_RXMTRL_V2_MGMT_MSG	0x0D00
2603 
2604 #define IXGBE_FCTRL_SBP		0x00000002 /* Store Bad Packet */
2605 #define IXGBE_FCTRL_MPE		0x00000100 /* Multicast Promiscuous Ena*/
2606 #define IXGBE_FCTRL_UPE		0x00000200 /* Unicast Promiscuous Ena */
2607 #define IXGBE_FCTRL_BAM		0x00000400 /* Broadcast Accept Mode */
2608 #define IXGBE_FCTRL_PMCF	0x00001000 /* Pass MAC Control Frames */
2609 #define IXGBE_FCTRL_DPF		0x00002000 /* Discard Pause Frame */
2610 /* Receive Priority Flow Control Enable */
2611 #define IXGBE_FCTRL_RPFCE	0x00004000
2612 #define IXGBE_FCTRL_RFCE	0x00008000 /* Receive Flow Control Ena */
2613 #define IXGBE_MFLCN_PMCF	0x00000001 /* Pass MAC Control Frames */
2614 #define IXGBE_MFLCN_DPF		0x00000002 /* Discard Pause Frame */
2615 #define IXGBE_MFLCN_RPFCE	0x00000004 /* Receive Priority FC Enable */
2616 #define IXGBE_MFLCN_RFCE	0x00000008 /* Receive FC Enable */
2617 #define IXGBE_MFLCN_RPFCE_MASK	0x00000FF4 /* Rx Priority FC bitmap mask */
2618 #define IXGBE_MFLCN_RPFCE_SHIFT	4 /* Rx Priority FC bitmap shift */
2619 
2620 /* Multiple Receive Queue Control */
2621 #define IXGBE_MRQC_RSSEN	0x00000001  /* RSS Enable */
2622 #define IXGBE_MRQC_MRQE_MASK	0xF /* Bits 3:0 */
2623 #define IXGBE_MRQC_RT8TCEN	0x00000002 /* 8 TC no RSS */
2624 #define IXGBE_MRQC_RT4TCEN	0x00000003 /* 4 TC no RSS */
2625 #define IXGBE_MRQC_RTRSS8TCEN	0x00000004 /* 8 TC w/ RSS */
2626 #define IXGBE_MRQC_RTRSS4TCEN	0x00000005 /* 4 TC w/ RSS */
2627 #define IXGBE_MRQC_VMDQEN	0x00000008 /* VMDq2 64 pools no RSS */
2628 #define IXGBE_MRQC_VMDQRSS32EN	0x0000000A /* VMDq2 32 pools w/ RSS */
2629 #define IXGBE_MRQC_VMDQRSS64EN	0x0000000B /* VMDq2 64 pools w/ RSS */
2630 #define IXGBE_MRQC_VMDQRT8TCEN	0x0000000C /* VMDq2/RT 16 pool 8 TC */
2631 #define IXGBE_MRQC_VMDQRT4TCEN	0x0000000D /* VMDq2/RT 32 pool 4 TC */
2632 #define IXGBE_MRQC_L3L4TXSWEN	0x00008000 /* Enable L3/L4 Tx switch */
2633 #define IXGBE_MRQC_RSS_FIELD_MASK	0xFFFF0000
2634 #define IXGBE_MRQC_RSS_FIELD_IPV4_TCP	0x00010000
2635 #define IXGBE_MRQC_RSS_FIELD_IPV4	0x00020000
2636 #define IXGBE_MRQC_RSS_FIELD_IPV6_EX_TCP 0x00040000
2637 #define IXGBE_MRQC_RSS_FIELD_IPV6_EX	0x00080000
2638 #define IXGBE_MRQC_RSS_FIELD_IPV6	0x00100000
2639 #define IXGBE_MRQC_RSS_FIELD_IPV6_TCP	0x00200000
2640 #define IXGBE_MRQC_RSS_FIELD_IPV4_UDP	0x00400000
2641 #define IXGBE_MRQC_RSS_FIELD_IPV6_UDP	0x00800000
2642 #define IXGBE_MRQC_RSS_FIELD_IPV6_EX_UDP 0x01000000
2643 #define IXGBE_MRQC_MULTIPLE_RSS		0x00002000
2644 #define IXGBE_MRQC_L3L4TXSWEN		0x00008000
2645 
2646 /* Queue Drop Enable */
2647 #define IXGBE_QDE_ENABLE	0x00000001
2648 #define IXGBE_QDE_HIDE_VLAN	0x00000002
2649 #define IXGBE_QDE_IDX_MASK	0x00007F00
2650 #define IXGBE_QDE_IDX_SHIFT	8
2651 #define IXGBE_QDE_WRITE		0x00010000
2652 #define IXGBE_QDE_READ		0x00020000
2653 
2654 #define IXGBE_TXD_POPTS_IXSM	0x01 /* Insert IP checksum */
2655 #define IXGBE_TXD_POPTS_TXSM	0x02 /* Insert TCP/UDP checksum */
2656 #define IXGBE_TXD_CMD_EOP	0x01000000 /* End of Packet */
2657 #define IXGBE_TXD_CMD_IFCS	0x02000000 /* Insert FCS (Ethernet CRC) */
2658 #define IXGBE_TXD_CMD_IC	0x04000000 /* Insert Checksum */
2659 #define IXGBE_TXD_CMD_RS	0x08000000 /* Report Status */
2660 #define IXGBE_TXD_CMD_DEXT	0x20000000 /* Desc extension (0 = legacy) */
2661 #define IXGBE_TXD_CMD_VLE	0x40000000 /* Add VLAN tag */
2662 #define IXGBE_TXD_STAT_DD	0x00000001 /* Descriptor Done */
2663 
2664 #define IXGBE_RXDADV_IPSEC_STATUS_SECP		0x00020000
2665 #define IXGBE_RXDADV_IPSEC_ERROR_INVALID_PROTOCOL 0x08000000
2666 #define IXGBE_RXDADV_IPSEC_ERROR_INVALID_LENGTH	0x10000000
2667 #define IXGBE_RXDADV_IPSEC_ERROR_AUTH_FAILED	0x18000000
2668 #define IXGBE_RXDADV_IPSEC_ERROR_BIT_MASK	0x18000000
2669 /* Multiple Transmit Queue Command Register */
2670 #define IXGBE_MTQC_RT_ENA	0x1 /* DCB Enable */
2671 #define IXGBE_MTQC_VT_ENA	0x2 /* VMDQ2 Enable */
2672 #define IXGBE_MTQC_64Q_1PB	0x0 /* 64 queues 1 pack buffer */
2673 #define IXGBE_MTQC_32VF		0x8 /* 4 TX Queues per pool w/32VF's */
2674 #define IXGBE_MTQC_64VF		0x4 /* 2 TX Queues per pool w/64VF's */
2675 #define IXGBE_MTQC_4TC_4TQ	0x8 /* 4 TC if RT_ENA and VT_ENA */
2676 #define IXGBE_MTQC_8TC_8TQ	0xC /* 8 TC if RT_ENA or 8 TQ if VT_ENA */
2677 
2678 /* Receive Descriptor bit definitions */
2679 #define IXGBE_RXD_STAT_DD	0x01 /* Descriptor Done */
2680 #define IXGBE_RXD_STAT_EOP	0x02 /* End of Packet */
2681 #define IXGBE_RXD_STAT_FLM	0x04 /* FDir Match */
2682 #define IXGBE_RXD_STAT_VP	0x08 /* IEEE VLAN Packet */
2683 #define IXGBE_RXDADV_NEXTP_MASK	0x000FFFF0 /* Next Descriptor Index */
2684 #define IXGBE_RXDADV_NEXTP_SHIFT	0x00000004
2685 #define IXGBE_RXD_STAT_UDPCS	0x10 /* UDP xsum calculated */
2686 #define IXGBE_RXD_STAT_L4CS	0x20 /* L4 xsum calculated */
2687 #define IXGBE_RXD_STAT_IPCS	0x40 /* IP xsum calculated */
2688 #define IXGBE_RXD_STAT_PIF	0x80 /* passed in-exact filter */
2689 #define IXGBE_RXD_STAT_CRCV	0x100 /* Speculative CRC Valid */
2690 #define IXGBE_RXD_STAT_OUTERIPCS	0x100 /* Cloud IP xsum calculated */
2691 #define IXGBE_RXD_STAT_VEXT	0x200 /* 1st VLAN found */
2692 #define IXGBE_RXD_STAT_UDPV	0x400 /* Valid UDP checksum */
2693 #define IXGBE_RXD_STAT_DYNINT	0x800 /* Pkt caused INT via DYNINT */
2694 #define IXGBE_RXD_STAT_LLINT	0x800 /* Pkt caused Low Latency Interrupt */
2695 #define IXGBE_RXD_STAT_TSIP	0x08000 /* Time Stamp in packet buffer */
2696 #define IXGBE_RXD_STAT_TS	0x10000 /* Time Stamp */
2697 #define IXGBE_RXD_STAT_SECP	0x20000 /* Security Processing */
2698 #define IXGBE_RXD_STAT_LB	0x40000 /* Loopback Status */
2699 #define IXGBE_RXD_STAT_ACK	0x8000 /* ACK Packet indication */
2700 #define IXGBE_RXD_ERR_CE	0x01 /* CRC Error */
2701 #define IXGBE_RXD_ERR_LE	0x02 /* Length Error */
2702 #define IXGBE_RXD_ERR_PE	0x08 /* Packet Error */
2703 #define IXGBE_RXD_ERR_OSE	0x10 /* Oversize Error */
2704 #define IXGBE_RXD_ERR_USE	0x20 /* Undersize Error */
2705 #define IXGBE_RXD_ERR_TCPE	0x40 /* TCP/UDP Checksum Error */
2706 #define IXGBE_RXD_ERR_IPE	0x80 /* IP Checksum Error */
2707 #define IXGBE_RXDADV_ERR_MASK		0xfff00000 /* RDESC.ERRORS mask */
2708 #define IXGBE_RXDADV_ERR_SHIFT		20 /* RDESC.ERRORS shift */
2709 #define IXGBE_RXDADV_ERR_OUTERIPER	0x04000000 /* CRC IP Header error */
2710 #define IXGBE_RXDADV_ERR_RXE		0x20000000 /* Any MAC Error */
2711 #define IXGBE_RXDADV_ERR_FCEOFE		0x80000000 /* FCEOFe/IPE */
2712 #define IXGBE_RXDADV_ERR_FCERR		0x00700000 /* FCERR/FDIRERR */
2713 #define IXGBE_RXDADV_ERR_FDIR_LEN	0x00100000 /* FDIR Length error */
2714 #define IXGBE_RXDADV_ERR_FDIR_DROP	0x00200000 /* FDIR Drop error */
2715 #define IXGBE_RXDADV_ERR_FDIR_COLL	0x00400000 /* FDIR Collision error */
2716 #define IXGBE_RXDADV_ERR_HBO	0x00800000 /*Header Buffer Overflow */
2717 #define IXGBE_RXDADV_ERR_CE	0x01000000 /* CRC Error */
2718 #define IXGBE_RXDADV_ERR_LE	0x02000000 /* Length Error */
2719 #define IXGBE_RXDADV_ERR_PE	0x08000000 /* Packet Error */
2720 #define IXGBE_RXDADV_ERR_OSE	0x10000000 /* Oversize Error */
2721 #define IXGBE_RXDADV_ERR_USE	0x20000000 /* Undersize Error */
2722 #define IXGBE_RXDADV_ERR_TCPE	0x40000000 /* TCP/UDP Checksum Error */
2723 #define IXGBE_RXDADV_ERR_IPE	0x80000000 /* IP Checksum Error */
2724 #define IXGBE_RXD_VLAN_ID_MASK	0x0FFF  /* VLAN ID is in lower 12 bits */
2725 #define IXGBE_RXD_PRI_MASK	0xE000  /* Priority is in upper 3 bits */
2726 #define IXGBE_RXD_PRI_SHIFT	13
2727 #define IXGBE_RXD_CFI_MASK	0x1000  /* CFI is bit 12 */
2728 #define IXGBE_RXD_CFI_SHIFT	12
2729 
2730 #define IXGBE_RXDADV_STAT_DD		IXGBE_RXD_STAT_DD  /* Done */
2731 #define IXGBE_RXDADV_STAT_EOP		IXGBE_RXD_STAT_EOP /* End of Packet */
2732 #define IXGBE_RXDADV_STAT_FLM		IXGBE_RXD_STAT_FLM /* FDir Match */
2733 #define IXGBE_RXDADV_STAT_VP		IXGBE_RXD_STAT_VP  /* IEEE VLAN Pkt */
2734 #define IXGBE_RXDADV_STAT_MASK		0x000fffff /* Stat/NEXTP: bit 0-19 */
2735 #define IXGBE_RXDADV_STAT_FCEOFS	0x00000040 /* FCoE EOF/SOF Stat */
2736 #define IXGBE_RXDADV_STAT_FCSTAT	0x00000030 /* FCoE Pkt Stat */
2737 #define IXGBE_RXDADV_STAT_FCSTAT_NOMTCH	0x00000000 /* 00: No Ctxt Match */
2738 #define IXGBE_RXDADV_STAT_FCSTAT_NODDP	0x00000010 /* 01: Ctxt w/o DDP */
2739 #define IXGBE_RXDADV_STAT_FCSTAT_FCPRSP	0x00000020 /* 10: Recv. FCP_RSP */
2740 #define IXGBE_RXDADV_STAT_FCSTAT_DDP	0x00000030 /* 11: Ctxt w/ DDP */
2741 #define IXGBE_RXDADV_STAT_TS		0x00010000 /* IEEE1588 Time Stamp */
2742 #define IXGBE_RXDADV_STAT_TSIP		0x00008000 /* Time Stamp in packet buffer */
2743 
2744 /* PSRTYPE bit definitions */
2745 #define IXGBE_PSRTYPE_TCPHDR	0x00000010
2746 #define IXGBE_PSRTYPE_UDPHDR	0x00000020
2747 #define IXGBE_PSRTYPE_IPV4HDR	0x00000100
2748 #define IXGBE_PSRTYPE_IPV6HDR	0x00000200
2749 #define IXGBE_PSRTYPE_L2HDR	0x00001000
2750 
2751 /* SRRCTL bit definitions */
2752 #define IXGBE_SRRCTL_BSIZEPKT_SHIFT	10 /* so many KBs */
2753 #define IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT	2 /* 64byte resolution (>> 6)
2754 					   * + at bit 8 offset (<< 8)
2755 					   *  = (<< 2)
2756 					   */
2757 #define IXGBE_SRRCTL_RDMTS_SHIFT	22
2758 #define IXGBE_SRRCTL_RDMTS_MASK		0x01C00000
2759 #define IXGBE_SRRCTL_DROP_EN		0x10000000
2760 #define IXGBE_SRRCTL_BSIZEPKT_MASK	0x0000007F
2761 #define IXGBE_SRRCTL_BSIZEHDR_MASK	0x00003F00
2762 #define IXGBE_SRRCTL_DESCTYPE_LEGACY	0x00000000
2763 #define IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF 0x02000000
2764 #define IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT	0x04000000
2765 #define IXGBE_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT 0x08000000
2766 #define IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS 0x0A000000
2767 #define IXGBE_SRRCTL_DESCTYPE_MASK	0x0E000000
2768 
2769 #define IXGBE_RXDPS_HDRSTAT_HDRSP	0x00008000
2770 #define IXGBE_RXDPS_HDRSTAT_HDRLEN_MASK	0x000003FF
2771 
2772 #define IXGBE_RXDADV_RSSTYPE_MASK	0x0000000F
2773 #define IXGBE_RXDADV_PKTTYPE_MASK	0x0000FFF0
2774 #define IXGBE_RXDADV_PKTTYPE_MASK_EX	0x0001FFF0
2775 #define IXGBE_RXDADV_HDRBUFLEN_MASK	0x00007FE0
2776 #define IXGBE_RXDADV_RSCCNT_MASK	0x001E0000
2777 #define IXGBE_RXDADV_RSCCNT_SHIFT	17
2778 #define IXGBE_RXDADV_HDRBUFLEN_SHIFT	5
2779 #define IXGBE_RXDADV_SPLITHEADER_EN	0x00001000
2780 #define IXGBE_RXDADV_SPH		0x8000
2781 
2782 /* RSS Hash results */
2783 #define IXGBE_RXDADV_RSSTYPE_NONE	0x00000000
2784 #define IXGBE_RXDADV_RSSTYPE_IPV4_TCP	0x00000001
2785 #define IXGBE_RXDADV_RSSTYPE_IPV4	0x00000002
2786 #define IXGBE_RXDADV_RSSTYPE_IPV6_TCP	0x00000003
2787 #define IXGBE_RXDADV_RSSTYPE_IPV6_EX	0x00000004
2788 #define IXGBE_RXDADV_RSSTYPE_IPV6	0x00000005
2789 #define IXGBE_RXDADV_RSSTYPE_IPV6_TCP_EX 0x00000006
2790 #define IXGBE_RXDADV_RSSTYPE_IPV4_UDP	0x00000007
2791 #define IXGBE_RXDADV_RSSTYPE_IPV6_UDP	0x00000008
2792 #define IXGBE_RXDADV_RSSTYPE_IPV6_UDP_EX 0x00000009
2793 
2794 /* RSS Packet Types as indicated in the receive descriptor. */
2795 #define IXGBE_RXDADV_PKTTYPE_NONE	0x00000000
2796 #define IXGBE_RXDADV_PKTTYPE_IPV4	0x00000010 /* IPv4 hdr present */
2797 #define IXGBE_RXDADV_PKTTYPE_IPV4_EX	0x00000020 /* IPv4 hdr + extensions */
2798 #define IXGBE_RXDADV_PKTTYPE_IPV6	0x00000040 /* IPv6 hdr present */
2799 #define IXGBE_RXDADV_PKTTYPE_IPV6_EX	0x00000080 /* IPv6 hdr + extensions */
2800 #define IXGBE_RXDADV_PKTTYPE_TCP	0x00000100 /* TCP hdr present */
2801 #define IXGBE_RXDADV_PKTTYPE_UDP	0x00000200 /* UDP hdr present */
2802 #define IXGBE_RXDADV_PKTTYPE_SCTP	0x00000400 /* SCTP hdr present */
2803 #define IXGBE_RXDADV_PKTTYPE_NFS	0x00000800 /* NFS hdr present */
2804 #define IXGBE_RXDADV_PKTTYPE_GENEVE	0x00000800 /* GENEVE hdr present */
2805 #define IXGBE_RXDADV_PKTTYPE_VXLAN	0x00000800 /* VXLAN hdr present */
2806 #define IXGBE_RXDADV_PKTTYPE_TUNNEL	0x00010000 /* Tunnel type */
2807 #define IXGBE_RXDADV_PKTTYPE_IPSEC_ESP	0x00001000 /* IPSec ESP */
2808 #define IXGBE_RXDADV_PKTTYPE_IPSEC_AH	0x00002000 /* IPSec AH */
2809 #define IXGBE_RXDADV_PKTTYPE_LINKSEC	0x00004000 /* LinkSec Encap */
2810 #define IXGBE_RXDADV_PKTTYPE_ETQF	0x00008000 /* PKTTYPE is ETQF index */
2811 #define IXGBE_RXDADV_PKTTYPE_ETQF_MASK	0x00000070 /* ETQF has 8 indices */
2812 #define IXGBE_RXDADV_PKTTYPE_ETQF_SHIFT	4 /* Right-shift 4 bits */
2813 
2814 /* Security Processing bit Indication */
2815 #define IXGBE_RXDADV_LNKSEC_STATUS_SECP		0x00020000
2816 #define IXGBE_RXDADV_LNKSEC_ERROR_NO_SA_MATCH	0x08000000
2817 #define IXGBE_RXDADV_LNKSEC_ERROR_REPLAY_ERROR	0x10000000
2818 #define IXGBE_RXDADV_LNKSEC_ERROR_BIT_MASK	0x18000000
2819 #define IXGBE_RXDADV_LNKSEC_ERROR_BAD_SIG	0x18000000
2820 
2821 /* Masks to determine if packets should be dropped due to frame errors */
2822 #define IXGBE_RXD_ERR_FRAME_ERR_MASK ( \
2823 				IXGBE_RXD_ERR_CE | \
2824 				IXGBE_RXD_ERR_LE | \
2825 				IXGBE_RXD_ERR_PE | \
2826 				IXGBE_RXD_ERR_OSE | \
2827 				IXGBE_RXD_ERR_USE)
2828 
2829 #define IXGBE_RXDADV_ERR_FRAME_ERR_MASK ( \
2830 				IXGBE_RXDADV_ERR_CE | \
2831 				IXGBE_RXDADV_ERR_LE | \
2832 				IXGBE_RXDADV_ERR_PE | \
2833 				IXGBE_RXDADV_ERR_OSE | \
2834 				IXGBE_RXDADV_ERR_USE)
2835 
2836 #define IXGBE_RXDADV_ERR_FRAME_ERR_MASK_82599	IXGBE_RXDADV_ERR_RXE
2837 
2838 /* Multicast bit mask */
2839 #define IXGBE_MCSTCTRL_MFE	0x4
2840 
2841 /* Number of Transmit and Receive Descriptors must be a multiple of 8 */
2842 #define IXGBE_REQ_TX_DESCRIPTOR_MULTIPLE	8
2843 #define IXGBE_REQ_RX_DESCRIPTOR_MULTIPLE	8
2844 #define IXGBE_REQ_TX_BUFFER_GRANULARITY		1024
2845 
2846 /* Vlan-specific macros */
2847 #define IXGBE_RX_DESC_SPECIAL_VLAN_MASK	0x0FFF /* VLAN ID in lower 12 bits */
2848 #define IXGBE_RX_DESC_SPECIAL_PRI_MASK	0xE000 /* Priority in upper 3 bits */
2849 #define IXGBE_RX_DESC_SPECIAL_PRI_SHIFT	0x000D /* Priority in upper 3 of 16 */
2850 #define IXGBE_TX_DESC_SPECIAL_PRI_SHIFT	IXGBE_RX_DESC_SPECIAL_PRI_SHIFT
2851 
2852 /* SR-IOV specific macros */
2853 #define IXGBE_MBVFICR_INDEX(vf_number)	(vf_number >> 4)
2854 #define IXGBE_MBVFICR(_i)		(0x00710 + ((_i) * 4))
2855 #define IXGBE_VFLRE(_i)			(((_i & 1) ? 0x001C0 : 0x00600))
2856 #define IXGBE_VFLREC(_i)		 (0x00700 + ((_i) * 4))
2857 /* Translated register #defines */
2858 #define IXGBE_PVFCTRL(P)	(0x00300 + (4 * (P)))
2859 #define IXGBE_PVFSTATUS(P)	(0x00008 + (0 * (P)))
2860 #define IXGBE_PVFLINKS(P)	(0x042A4 + (0 * (P)))
2861 #define IXGBE_PVFRTIMER(P)	(0x00048 + (0 * (P)))
2862 #define IXGBE_PVFMAILBOX(P)	(0x04C00 + (4 * (P)))
2863 #define IXGBE_PVFRXMEMWRAP(P)	(0x03190 + (0 * (P)))
2864 #define IXGBE_PVTEICR(P)	(0x00B00 + (4 * (P)))
2865 #define IXGBE_PVTEICS(P)	(0x00C00 + (4 * (P)))
2866 #define IXGBE_PVTEIMS(P)	(0x00D00 + (4 * (P)))
2867 #define IXGBE_PVTEIMC(P)	(0x00E00 + (4 * (P)))
2868 #define IXGBE_PVTEIAC(P)	(0x00F00 + (4 * (P)))
2869 #define IXGBE_PVTEIAM(P)	(0x04D00 + (4 * (P)))
2870 #define IXGBE_PVTEITR(P)	(((P) < 24) ? (0x00820 + ((P) * 4)) : \
2871 				 (0x012300 + (((P) - 24) * 4)))
2872 #define IXGBE_PVTIVAR(P)	(0x12500 + (4 * (P)))
2873 #define IXGBE_PVTIVAR_MISC(P)	(0x04E00 + (4 * (P)))
2874 #define IXGBE_PVTRSCINT(P)	(0x12000 + (4 * (P)))
2875 #define IXGBE_VFPBACL(P)	(0x110C8 + (4 * (P)))
2876 #define IXGBE_PVFRDBAL(P)	((P < 64) ? (0x01000 + (0x40 * (P))) \
2877 				 : (0x0D000 + (0x40 * ((P) - 64))))
2878 #define IXGBE_PVFRDBAH(P)	((P < 64) ? (0x01004 + (0x40 * (P))) \
2879 				 : (0x0D004 + (0x40 * ((P) - 64))))
2880 #define IXGBE_PVFRDLEN(P)	((P < 64) ? (0x01008 + (0x40 * (P))) \
2881 				 : (0x0D008 + (0x40 * ((P) - 64))))
2882 #define IXGBE_PVFRDH(P)		((P < 64) ? (0x01010 + (0x40 * (P))) \
2883 				 : (0x0D010 + (0x40 * ((P) - 64))))
2884 #define IXGBE_PVFRDT(P)		((P < 64) ? (0x01018 + (0x40 * (P))) \
2885 				 : (0x0D018 + (0x40 * ((P) - 64))))
2886 #define IXGBE_PVFRXDCTL(P)	((P < 64) ? (0x01028 + (0x40 * (P))) \
2887 				 : (0x0D028 + (0x40 * ((P) - 64))))
2888 #define IXGBE_PVFSRRCTL(P)	((P < 64) ? (0x01014 + (0x40 * (P))) \
2889 				 : (0x0D014 + (0x40 * ((P) - 64))))
2890 #define IXGBE_PVFPSRTYPE(P)	(0x0EA00 + (4 * (P)))
2891 #define IXGBE_PVFTDBAL(P)	(0x06000 + (0x40 * (P)))
2892 #define IXGBE_PVFTDBAH(P)	(0x06004 + (0x40 * (P)))
2893 #define IXGBE_PVFTDLEN(P)	(0x06008 + (0x40 * (P)))
2894 #define IXGBE_PVFTDH(P)		(0x06010 + (0x40 * (P)))
2895 #define IXGBE_PVFTDT(P)		(0x06018 + (0x40 * (P)))
2896 #define IXGBE_PVFTXDCTL(P)	(0x06028 + (0x40 * (P)))
2897 #define IXGBE_PVFTDWBAL(P)	(0x06038 + (0x40 * (P)))
2898 #define IXGBE_PVFTDWBAH(P)	(0x0603C + (0x40 * (P)))
2899 #define IXGBE_PVFDCA_RXCTRL(P)	(((P) < 64) ? (0x0100C + (0x40 * (P))) \
2900 				 : (0x0D00C + (0x40 * ((P) - 64))))
2901 #define IXGBE_PVFDCA_TXCTRL(P)	(0x0600C + (0x40 * (P)))
2902 #define IXGBE_PVFGPRC(x)	(0x0101C + (0x40 * (x)))
2903 #define IXGBE_PVFGPTC(x)	(0x08300 + (0x04 * (x)))
2904 #define IXGBE_PVFGORC_LSB(x)	(0x01020 + (0x40 * (x)))
2905 #define IXGBE_PVFGORC_MSB(x)	(0x0D020 + (0x40 * (x)))
2906 #define IXGBE_PVFGOTC_LSB(x)	(0x08400 + (0x08 * (x)))
2907 #define IXGBE_PVFGOTC_MSB(x)	(0x08404 + (0x08 * (x)))
2908 #define IXGBE_PVFMPRC(x)	(0x0D01C + (0x40 * (x)))
2909 
2910 #define IXGBE_PVFTDWBALn(q_per_pool, vf_number, vf_q_index) \
2911 		(IXGBE_PVFTDWBAL((q_per_pool)*(vf_number) + (vf_q_index)))
2912 #define IXGBE_PVFTDWBAHn(q_per_pool, vf_number, vf_q_index) \
2913 		(IXGBE_PVFTDWBAH((q_per_pool)*(vf_number) + (vf_q_index)))
2914 
2915 #define IXGBE_PVFTDHn(q_per_pool, vf_number, vf_q_index) \
2916 		(IXGBE_PVFTDH((q_per_pool)*(vf_number) + (vf_q_index)))
2917 #define IXGBE_PVFTDTn(q_per_pool, vf_number, vf_q_index) \
2918 		(IXGBE_PVFTDT((q_per_pool)*(vf_number) + (vf_q_index)))
2919 
2920 /* Little Endian defines */
2921 #ifndef __le16
2922 #define __le16  u16
2923 #endif
2924 #ifndef __le32
2925 #define __le32  u32
2926 #endif
2927 #ifndef __le64
2928 #define __le64  u64
2929 
2930 #endif
2931 #ifndef __be16
2932 /* Big Endian defines */
2933 #define __be16  u16
2934 #define __be32  u32
2935 #define __be64  u64
2936 
2937 #endif
2938 enum ixgbe_fdir_pballoc_type {
2939 	IXGBE_FDIR_PBALLOC_NONE = 0,
2940 	IXGBE_FDIR_PBALLOC_64K  = 1,
2941 	IXGBE_FDIR_PBALLOC_128K = 2,
2942 	IXGBE_FDIR_PBALLOC_256K = 3,
2943 };
2944 
2945 /* Flow Director register values */
2946 #define IXGBE_FDIRCTRL_PBALLOC_64K		0x00000001
2947 #define IXGBE_FDIRCTRL_PBALLOC_128K		0x00000002
2948 #define IXGBE_FDIRCTRL_PBALLOC_256K		0x00000003
2949 #define IXGBE_FDIRCTRL_INIT_DONE		0x00000008
2950 #define IXGBE_FDIRCTRL_PERFECT_MATCH		0x00000010
2951 #define IXGBE_FDIRCTRL_REPORT_STATUS		0x00000020
2952 #define IXGBE_FDIRCTRL_REPORT_STATUS_ALWAYS	0x00000080
2953 #define IXGBE_FDIRCTRL_DROP_Q_SHIFT		8
2954 #define IXGBE_FDIRCTRL_DROP_Q_MASK		0x00007F00
2955 #define IXGBE_FDIRCTRL_FLEX_SHIFT		16
2956 #define IXGBE_FDIRCTRL_DROP_NO_MATCH		0x00008000
2957 #define IXGBE_FDIRCTRL_FILTERMODE_SHIFT		21
2958 #define IXGBE_FDIRCTRL_FILTERMODE_MACVLAN	0x0001 /* bit 23:21, 001b */
2959 #define IXGBE_FDIRCTRL_FILTERMODE_CLOUD		0x0002 /* bit 23:21, 010b */
2960 #define IXGBE_FDIRCTRL_SEARCHLIM		0x00800000
2961 #define IXGBE_FDIRCTRL_FILTERMODE_MASK		0x00E00000
2962 #define IXGBE_FDIRCTRL_MAX_LENGTH_SHIFT		24
2963 #define IXGBE_FDIRCTRL_FULL_THRESH_MASK		0xF0000000
2964 #define IXGBE_FDIRCTRL_FULL_THRESH_SHIFT	28
2965 
2966 #define IXGBE_FDIRTCPM_DPORTM_SHIFT		16
2967 #define IXGBE_FDIRUDPM_DPORTM_SHIFT		16
2968 #define IXGBE_FDIRIP6M_DIPM_SHIFT		16
2969 #define IXGBE_FDIRM_VLANID			0x00000001
2970 #define IXGBE_FDIRM_VLANP			0x00000002
2971 #define IXGBE_FDIRM_POOL			0x00000004
2972 #define IXGBE_FDIRM_L4P				0x00000008
2973 #define IXGBE_FDIRM_FLEX			0x00000010
2974 #define IXGBE_FDIRM_DIPv6			0x00000020
2975 #define IXGBE_FDIRM_L3P				0x00000040
2976 
2977 #define IXGBE_FDIRIP6M_INNER_MAC	0x03F0 /* bit 9:4 */
2978 #define IXGBE_FDIRIP6M_TUNNEL_TYPE	0x0800 /* bit 11 */
2979 #define IXGBE_FDIRIP6M_TNI_VNI		0xF000 /* bit 15:12 */
2980 #define IXGBE_FDIRIP6M_TNI_VNI_24	0x1000 /* bit 12 */
2981 #define IXGBE_FDIRIP6M_ALWAYS_MASK	0x040F /* bit 10, 3:0 */
2982 
2983 #define IXGBE_FDIRFREE_FREE_MASK		0xFFFF
2984 #define IXGBE_FDIRFREE_FREE_SHIFT		0
2985 #define IXGBE_FDIRFREE_COLL_MASK		0x7FFF0000
2986 #define IXGBE_FDIRFREE_COLL_SHIFT		16
2987 #define IXGBE_FDIRLEN_MAXLEN_MASK		0x3F
2988 #define IXGBE_FDIRLEN_MAXLEN_SHIFT		0
2989 #define IXGBE_FDIRLEN_MAXHASH_MASK		0x7FFF0000
2990 #define IXGBE_FDIRLEN_MAXHASH_SHIFT		16
2991 #define IXGBE_FDIRUSTAT_ADD_MASK		0xFFFF
2992 #define IXGBE_FDIRUSTAT_ADD_SHIFT		0
2993 #define IXGBE_FDIRUSTAT_REMOVE_MASK		0xFFFF0000
2994 #define IXGBE_FDIRUSTAT_REMOVE_SHIFT		16
2995 #define IXGBE_FDIRFSTAT_FADD_MASK		0x00FF
2996 #define IXGBE_FDIRFSTAT_FADD_SHIFT		0
2997 #define IXGBE_FDIRFSTAT_FREMOVE_MASK		0xFF00
2998 #define IXGBE_FDIRFSTAT_FREMOVE_SHIFT		8
2999 #define IXGBE_FDIRPORT_DESTINATION_SHIFT	16
3000 #define IXGBE_FDIRVLAN_FLEX_SHIFT		16
3001 #define IXGBE_FDIRHASH_BUCKET_VALID_SHIFT	15
3002 #define IXGBE_FDIRHASH_SIG_SW_INDEX_SHIFT	16
3003 
3004 #define IXGBE_FDIRCMD_CMD_MASK			0x00000003
3005 #define IXGBE_FDIRCMD_CMD_ADD_FLOW		0x00000001
3006 #define IXGBE_FDIRCMD_CMD_REMOVE_FLOW		0x00000002
3007 #define IXGBE_FDIRCMD_CMD_QUERY_REM_FILT	0x00000003
3008 #define IXGBE_FDIRCMD_FILTER_VALID		0x00000004
3009 #define IXGBE_FDIRCMD_FILTER_UPDATE		0x00000008
3010 #define IXGBE_FDIRCMD_IPv6DMATCH		0x00000010
3011 #define IXGBE_FDIRCMD_L4TYPE_UDP		0x00000020
3012 #define IXGBE_FDIRCMD_L4TYPE_TCP		0x00000040
3013 #define IXGBE_FDIRCMD_L4TYPE_SCTP		0x00000060
3014 #define IXGBE_FDIRCMD_IPV6			0x00000080
3015 #define IXGBE_FDIRCMD_CLEARHT			0x00000100
3016 #define IXGBE_FDIRCMD_DROP			0x00000200
3017 #define IXGBE_FDIRCMD_INT			0x00000400
3018 #define IXGBE_FDIRCMD_LAST			0x00000800
3019 #define IXGBE_FDIRCMD_COLLISION			0x00001000
3020 #define IXGBE_FDIRCMD_QUEUE_EN			0x00008000
3021 #define IXGBE_FDIRCMD_FLOW_TYPE_SHIFT		5
3022 #define IXGBE_FDIRCMD_RX_QUEUE_SHIFT		16
3023 #define IXGBE_FDIRCMD_TUNNEL_FILTER_SHIFT	23
3024 #define IXGBE_FDIRCMD_VT_POOL_SHIFT		24
3025 #define IXGBE_FDIR_INIT_DONE_POLL		10
3026 #define IXGBE_FDIRCMD_CMD_POLL			10
3027 #define IXGBE_FDIRCMD_TUNNEL_FILTER		0x00800000
3028 #define IXGBE_FDIR_DROP_QUEUE			127
3029 
3030 
3031 /* Manageablility Host Interface defines */
3032 #define IXGBE_HI_MAX_BLOCK_BYTE_LENGTH	1792 /* Num of bytes in range */
3033 #define IXGBE_HI_MAX_BLOCK_DWORD_LENGTH	448 /* Num of dwords in range */
3034 #define IXGBE_HI_COMMAND_TIMEOUT	500 /* Process HI command limit */
3035 #define IXGBE_HI_FLASH_ERASE_TIMEOUT	1000 /* Process Erase command limit */
3036 #define IXGBE_HI_FLASH_UPDATE_TIMEOUT	5000 /* Process Update command limit */
3037 #define IXGBE_HI_FLASH_APPLY_TIMEOUT	0 /* Process Apply command limit */
3038 #define IXGBE_HI_PHY_MGMT_REQ_TIMEOUT	2000 /* Wait up to 2 seconds */
3039 
3040 /* CEM Support */
3041 #define FW_CEM_HDR_LEN			0x4
3042 #define FW_CEM_CMD_DRIVER_INFO		0xDD
3043 #define FW_CEM_CMD_DRIVER_INFO_LEN	0x5
3044 #define FW_CEM_CMD_RESERVED		0X0
3045 #define FW_CEM_UNUSED_VER		0x0
3046 #define FW_CEM_MAX_RETRIES		3
3047 #define FW_CEM_RESP_STATUS_SUCCESS	0x1
3048 #define FW_CEM_DRIVER_VERSION_SIZE	39 /* +9 would send 48 bytes to fw */
3049 #define FW_READ_SHADOW_RAM_CMD		0x31
3050 #define FW_READ_SHADOW_RAM_LEN		0x6
3051 #define FW_WRITE_SHADOW_RAM_CMD		0x33
3052 #define FW_WRITE_SHADOW_RAM_LEN		0xA /* 8 plus 1 WORD to write */
3053 #define FW_SHADOW_RAM_DUMP_CMD		0x36
3054 #define FW_SHADOW_RAM_DUMP_LEN		0
3055 #define FW_DEFAULT_CHECKSUM		0xFF /* checksum always 0xFF */
3056 #define FW_NVM_DATA_OFFSET		3
3057 #define FW_MAX_READ_BUFFER_SIZE		1024
3058 #define FW_DISABLE_RXEN_CMD		0xDE
3059 #define FW_DISABLE_RXEN_LEN		0x1
3060 #define FW_PHY_MGMT_REQ_CMD		0x20
3061 #define FW_PHY_TOKEN_REQ_CMD		0xA
3062 #define FW_PHY_TOKEN_REQ_LEN		2
3063 #define FW_PHY_TOKEN_REQ		0
3064 #define FW_PHY_TOKEN_REL		1
3065 #define FW_PHY_TOKEN_OK			1
3066 #define FW_PHY_TOKEN_RETRY		0x80
3067 #define FW_PHY_TOKEN_DELAY		5	/* milliseconds */
3068 #define FW_PHY_TOKEN_WAIT		5	/* seconds */
3069 #define FW_PHY_TOKEN_RETRIES ((FW_PHY_TOKEN_WAIT * 1000) / FW_PHY_TOKEN_DELAY)
3070 #define FW_INT_PHY_REQ_CMD		0xB
3071 #define FW_INT_PHY_REQ_LEN		10
3072 #define FW_INT_PHY_REQ_READ		0
3073 #define FW_INT_PHY_REQ_WRITE		1
3074 #define FW_PHY_ACT_REQ_CMD		5
3075 #define FW_PHY_ACT_DATA_COUNT		4
3076 #define FW_PHY_ACT_REQ_LEN		(4 + 4 * FW_PHY_ACT_DATA_COUNT)
3077 #define FW_PHY_ACT_INIT_PHY		1
3078 #define FW_PHY_ACT_SETUP_LINK		2
3079 #define FW_PHY_ACT_LINK_SPEED_10	(1u << 0)
3080 #define FW_PHY_ACT_LINK_SPEED_100	(1u << 1)
3081 #define FW_PHY_ACT_LINK_SPEED_1G	(1u << 2)
3082 #define FW_PHY_ACT_LINK_SPEED_2_5G	(1u << 3)
3083 #define FW_PHY_ACT_LINK_SPEED_5G	(1u << 4)
3084 #define FW_PHY_ACT_LINK_SPEED_10G	(1u << 5)
3085 #define FW_PHY_ACT_LINK_SPEED_20G	(1u << 6)
3086 #define FW_PHY_ACT_LINK_SPEED_25G	(1u << 7)
3087 #define FW_PHY_ACT_LINK_SPEED_40G	(1u << 8)
3088 #define FW_PHY_ACT_LINK_SPEED_50G	(1u << 9)
3089 #define FW_PHY_ACT_LINK_SPEED_100G	(1u << 10)
3090 #define FW_PHY_ACT_SETUP_LINK_PAUSE_SHIFT 16
3091 #define FW_PHY_ACT_SETUP_LINK_PAUSE_MASK (3u << \
3092 					  FW_PHY_ACT_SETUP_LINK_PAUSE_SHIFT)
3093 #define FW_PHY_ACT_SETUP_LINK_PAUSE_NONE 0u
3094 #define FW_PHY_ACT_SETUP_LINK_PAUSE_TX	1u
3095 #define FW_PHY_ACT_SETUP_LINK_PAUSE_RX	2u
3096 #define FW_PHY_ACT_SETUP_LINK_PAUSE_RXTX 3u
3097 #define FW_PHY_ACT_SETUP_LINK_LP	(1u << 18)
3098 #define FW_PHY_ACT_SETUP_LINK_HP	(1u << 19)
3099 #define FW_PHY_ACT_SETUP_LINK_EEE	(1u << 20)
3100 #define FW_PHY_ACT_SETUP_LINK_AN	(1u << 22)
3101 #define FW_PHY_ACT_SETUP_LINK_RSP_DOWN	(1u << 0)
3102 #define FW_PHY_ACT_GET_LINK_INFO	3
3103 #define FW_PHY_ACT_GET_LINK_INFO_EEE	(1u << 19)
3104 #define FW_PHY_ACT_GET_LINK_INFO_FC_TX	(1u << 20)
3105 #define FW_PHY_ACT_GET_LINK_INFO_FC_RX	(1u << 21)
3106 #define FW_PHY_ACT_GET_LINK_INFO_POWER	(1u << 22)
3107 #define FW_PHY_ACT_GET_LINK_INFO_AN_COMPLETE	(1u << 24)
3108 #define FW_PHY_ACT_GET_LINK_INFO_TEMP	(1u << 25)
3109 #define FW_PHY_ACT_GET_LINK_INFO_LP_FC_TX	(1u << 28)
3110 #define FW_PHY_ACT_GET_LINK_INFO_LP_FC_RX	(1u << 29)
3111 #define FW_PHY_ACT_FORCE_LINK_DOWN	4
3112 #define FW_PHY_ACT_FORCE_LINK_DOWN_OFF	(1u << 0)
3113 #define FW_PHY_ACT_PHY_SW_RESET		5
3114 #define FW_PHY_ACT_PHY_HW_RESET		6
3115 #define FW_PHY_ACT_GET_PHY_INFO		7
3116 #define FW_PHY_ACT_UD_2			0x1002
3117 #define FW_PHY_ACT_UD_2_10G_KR_EEE	(1u << 6)
3118 #define FW_PHY_ACT_UD_2_10G_KX4_EEE	(1u << 5)
3119 #define FW_PHY_ACT_UD_2_1G_KX_EEE	(1u << 4)
3120 #define FW_PHY_ACT_UD_2_10G_T_EEE	(1u << 3)
3121 #define FW_PHY_ACT_UD_2_1G_T_EEE	(1u << 2)
3122 #define FW_PHY_ACT_UD_2_100M_TX_EEE	(1u << 1)
3123 #define FW_PHY_ACT_RETRIES		50
3124 #define FW_PHY_INFO_SPEED_MASK		0xFFFu
3125 #define FW_PHY_INFO_ID_HI_MASK		0xFFFF0000u
3126 #define FW_PHY_INFO_ID_LO_MASK		0x0000FFFFu
3127 
3128 /* Host Interface Command Structures */
3129 
3130 #pragma pack(push, 1)
3131 
3132 struct ixgbe_hic_hdr {
3133 	u8 cmd;
3134 	u8 buf_len;
3135 	union {
3136 		u8 cmd_resv;
3137 		u8 ret_status;
3138 	} cmd_or_resp;
3139 	u8 checksum;
3140 };
3141 
3142 struct ixgbe_hic_hdr2_req {
3143 	u8 cmd;
3144 	u8 buf_lenh;
3145 	u8 buf_lenl;
3146 	u8 checksum;
3147 };
3148 
3149 struct ixgbe_hic_hdr2_rsp {
3150 	u8 cmd;
3151 	u8 buf_lenl;
3152 	u8 buf_lenh_status;	/* 7-5: high bits of buf_len, 4-0: status */
3153 	u8 checksum;
3154 };
3155 
3156 union ixgbe_hic_hdr2 {
3157 	struct ixgbe_hic_hdr2_req req;
3158 	struct ixgbe_hic_hdr2_rsp rsp;
3159 };
3160 
3161 struct ixgbe_hic_drv_info {
3162 	struct ixgbe_hic_hdr hdr;
3163 	u8 port_num;
3164 	u8 ver_sub;
3165 	u8 ver_build;
3166 	u8 ver_min;
3167 	u8 ver_maj;
3168 	u8 pad; /* end spacing to ensure length is mult. of dword */
3169 	u16 pad2; /* end spacing to ensure length is mult. of dword2 */
3170 };
3171 
3172 struct ixgbe_hic_drv_info2 {
3173 	struct ixgbe_hic_hdr hdr;
3174 	u8 port_num;
3175 	u8 ver_sub;
3176 	u8 ver_build;
3177 	u8 ver_min;
3178 	u8 ver_maj;
3179 	char driver_string[FW_CEM_DRIVER_VERSION_SIZE];
3180 };
3181 
3182 /* These need to be dword aligned */
3183 struct ixgbe_hic_read_shadow_ram {
3184 	union ixgbe_hic_hdr2 hdr;
3185 	u32 address;
3186 	u16 length;
3187 	u16 pad2;
3188 	u16 data;
3189 	u16 pad3;
3190 };
3191 
3192 struct ixgbe_hic_write_shadow_ram {
3193 	union ixgbe_hic_hdr2 hdr;
3194 	u32 address;
3195 	u16 length;
3196 	u16 pad2;
3197 	u16 data;
3198 	u16 pad3;
3199 };
3200 
3201 struct ixgbe_hic_disable_rxen {
3202 	struct ixgbe_hic_hdr hdr;
3203 	u8  port_number;
3204 	u8  pad2;
3205 	u16 pad3;
3206 };
3207 
3208 struct ixgbe_hic_phy_token_req {
3209 	struct ixgbe_hic_hdr hdr;
3210 	u8 port_number;
3211 	u8 command_type;
3212 	u16 pad;
3213 };
3214 
3215 struct ixgbe_hic_internal_phy_req {
3216 	struct ixgbe_hic_hdr hdr;
3217 	u8 port_number;
3218 	u8 command_type;
3219 	__be16 address;
3220 	u16 rsv1;
3221 	__be32 write_data;
3222 	u16 pad;
3223 };
3224 
3225 struct ixgbe_hic_internal_phy_resp {
3226 	struct ixgbe_hic_hdr hdr;
3227 	__be32 read_data;
3228 };
3229 
3230 struct ixgbe_hic_phy_activity_req {
3231 	struct ixgbe_hic_hdr hdr;
3232 	u8 port_number;
3233 	u8 pad;
3234 	__le16 activity_id;
3235 	__be32 data[FW_PHY_ACT_DATA_COUNT];
3236 };
3237 
3238 struct ixgbe_hic_phy_activity_resp {
3239 	struct ixgbe_hic_hdr hdr;
3240 	__be32 data[FW_PHY_ACT_DATA_COUNT];
3241 };
3242 
3243 #pragma pack(pop)
3244 
3245 /* Transmit Descriptor - Legacy */
3246 struct ixgbe_legacy_tx_desc {
3247 	u64 buffer_addr; /* Address of the descriptor's data buffer */
3248 	union {
3249 		__le32 data;
3250 		struct {
3251 			__le16 length; /* Data buffer length */
3252 			u8 cso; /* Checksum offset */
3253 			u8 cmd; /* Descriptor control */
3254 		} flags;
3255 	} lower;
3256 	union {
3257 		__le32 data;
3258 		struct {
3259 			u8 status; /* Descriptor status */
3260 			u8 css; /* Checksum start */
3261 			__le16 vlan;
3262 		} fields;
3263 	} upper;
3264 };
3265 
3266 /* Transmit Descriptor - Advanced */
3267 union ixgbe_adv_tx_desc {
3268 	struct {
3269 		__le64 buffer_addr; /* Address of descriptor's data buf */
3270 		__le32 cmd_type_len;
3271 		__le32 olinfo_status;
3272 	} read;
3273 	struct {
3274 		__le64 rsvd; /* Reserved */
3275 		__le32 nxtseq_seed;
3276 		__le32 status;
3277 	} wb;
3278 };
3279 
3280 /* Receive Descriptor - Legacy */
3281 struct ixgbe_legacy_rx_desc {
3282 	__le64 buffer_addr; /* Address of the descriptor's data buffer */
3283 	__le16 length; /* Length of data DMAed into data buffer */
3284 	__le16 csum; /* Packet checksum */
3285 	u8 status;   /* Descriptor status */
3286 	u8 errors;   /* Descriptor Errors */
3287 	__le16 vlan;
3288 };
3289 
3290 /* Receive Descriptor - Advanced */
3291 union ixgbe_adv_rx_desc {
3292 	struct {
3293 		__le64 pkt_addr; /* Packet buffer address */
3294 		__le64 hdr_addr; /* Header buffer address */
3295 	} read;
3296 	struct {
3297 		struct {
3298 			union {
3299 				__le32 data;
3300 				struct {
3301 					__le16 pkt_info; /* RSS, Pkt type */
3302 					__le16 hdr_info; /* Splithdr, hdrlen */
3303 				} hs_rss;
3304 			} lo_dword;
3305 			union {
3306 				__le32 rss; /* RSS Hash */
3307 				struct {
3308 					__le16 ip_id; /* IP id */
3309 					__le16 csum; /* Packet Checksum */
3310 				} csum_ip;
3311 			} hi_dword;
3312 		} lower;
3313 		struct {
3314 			__le32 status_error; /* ext status/error */
3315 			__le16 length; /* Packet length */
3316 			__le16 vlan; /* VLAN tag */
3317 		} upper;
3318 	} wb;  /* writeback */
3319 };
3320 
3321 /* Context descriptors */
3322 struct ixgbe_adv_tx_context_desc {
3323 	__le32 vlan_macip_lens;
3324 	__le32 seqnum_seed;
3325 	__le32 type_tucmd_mlhl;
3326 	__le32 mss_l4len_idx;
3327 };
3328 
3329 /* Adv Transmit Descriptor Config Masks */
3330 #define IXGBE_ADVTXD_DTALEN_MASK	0x0000FFFF /* Data buf length(bytes) */
3331 #define IXGBE_ADVTXD_MAC_LINKSEC	0x00040000 /* Insert LinkSec */
3332 #define IXGBE_ADVTXD_MAC_TSTAMP		0x00080000 /* IEEE1588 time stamp */
3333 #define IXGBE_ADVTXD_IPSEC_SA_INDEX_MASK 0x000003FF /* IPSec SA index */
3334 #define IXGBE_ADVTXD_IPSEC_ESP_LEN_MASK	0x000001FF /* IPSec ESP length */
3335 #define IXGBE_ADVTXD_DTYP_MASK		0x00F00000 /* DTYP mask */
3336 #define IXGBE_ADVTXD_DTYP_CTXT		0x00200000 /* Adv Context Desc */
3337 #define IXGBE_ADVTXD_DTYP_DATA		0x00300000 /* Adv Data Descriptor */
3338 #define IXGBE_ADVTXD_DCMD_EOP		IXGBE_TXD_CMD_EOP  /* End of Packet */
3339 #define IXGBE_ADVTXD_DCMD_IFCS		IXGBE_TXD_CMD_IFCS /* Insert FCS */
3340 #define IXGBE_ADVTXD_DCMD_RS		IXGBE_TXD_CMD_RS /* Report Status */
3341 #define IXGBE_ADVTXD_DCMD_DDTYP_ISCSI	0x10000000 /* DDP hdr type or iSCSI */
3342 #define IXGBE_ADVTXD_DCMD_DEXT		IXGBE_TXD_CMD_DEXT /* Desc ext 1=Adv */
3343 #define IXGBE_ADVTXD_DCMD_VLE		IXGBE_TXD_CMD_VLE  /* VLAN pkt enable */
3344 #define IXGBE_ADVTXD_DCMD_TSE		0x80000000 /* TCP Seg enable */
3345 #define IXGBE_ADVTXD_STAT_DD		IXGBE_TXD_STAT_DD  /* Descriptor Done */
3346 #define IXGBE_ADVTXD_STAT_SN_CRC	0x00000002 /* NXTSEQ/SEED pres in WB */
3347 #define IXGBE_ADVTXD_STAT_RSV		0x0000000C /* STA Reserved */
3348 #define IXGBE_ADVTXD_IDX_SHIFT		4 /* Adv desc Index shift */
3349 #define IXGBE_ADVTXD_CC			0x00000080 /* Check Context */
3350 #define IXGBE_ADVTXD_POPTS_SHIFT	8  /* Adv desc POPTS shift */
3351 #define IXGBE_ADVTXD_POPTS_IXSM		(IXGBE_TXD_POPTS_IXSM << \
3352 					 IXGBE_ADVTXD_POPTS_SHIFT)
3353 #define IXGBE_ADVTXD_POPTS_TXSM		(IXGBE_TXD_POPTS_TXSM << \
3354 					 IXGBE_ADVTXD_POPTS_SHIFT)
3355 #define IXGBE_ADVTXD_POPTS_ISCO_1ST	0x00000000 /* 1st TSO of iSCSI PDU */
3356 #define IXGBE_ADVTXD_POPTS_ISCO_MDL	0x00000800 /* Middle TSO of iSCSI PDU */
3357 #define IXGBE_ADVTXD_POPTS_ISCO_LAST	0x00001000 /* Last TSO of iSCSI PDU */
3358 /* 1st&Last TSO-full iSCSI PDU */
3359 #define IXGBE_ADVTXD_POPTS_ISCO_FULL	0x00001800
3360 #define IXGBE_ADVTXD_POPTS_RSV		0x00002000 /* POPTS Reserved */
3361 #define IXGBE_ADVTXD_PAYLEN_SHIFT	14 /* Adv desc PAYLEN shift */
3362 #define IXGBE_ADVTXD_MACLEN_SHIFT	9  /* Adv ctxt desc mac len shift */
3363 #define IXGBE_ADVTXD_VLAN_SHIFT		16  /* Adv ctxt vlan tag shift */
3364 #define IXGBE_ADVTXD_TUCMD_IPV4		0x00000400 /* IP Packet Type: 1=IPv4 */
3365 #define IXGBE_ADVTXD_TUCMD_IPV6		0x00000000 /* IP Packet Type: 0=IPv6 */
3366 #define IXGBE_ADVTXD_TUCMD_L4T_UDP	0x00000000 /* L4 Packet TYPE of UDP */
3367 #define IXGBE_ADVTXD_TUCMD_L4T_TCP	0x00000800 /* L4 Packet TYPE of TCP */
3368 #define IXGBE_ADVTXD_TUCMD_L4T_SCTP	0x00001000 /* L4 Packet TYPE of SCTP */
3369 #define IXGBE_ADVTXD_TUCMD_L4T_RSV	0x00001800 /* RSV L4 Packet TYPE */
3370 #define IXGBE_ADVTXD_TUCMD_MKRREQ	0x00002000 /* req Markers and CRC */
3371 #define IXGBE_ADVTXD_POPTS_IPSEC	0x00000400 /* IPSec offload request */
3372 #define IXGBE_ADVTXD_TUCMD_IPSEC_TYPE_ESP 0x00002000 /* IPSec Type ESP */
3373 #define IXGBE_ADVTXD_TUCMD_IPSEC_ENCRYPT_EN 0x00004000/* ESP Encrypt Enable */
3374 #define IXGBE_ADVTXT_TUCMD_FCOE		0x00008000 /* FCoE Frame Type */
3375 #define IXGBE_ADVTXD_FCOEF_EOF_MASK	(0x3 << 10) /* FC EOF index */
3376 #define IXGBE_ADVTXD_FCOEF_SOF		((1 << 2) << 10) /* FC SOF index */
3377 #define IXGBE_ADVTXD_FCOEF_PARINC	((1 << 3) << 10) /* Rel_Off in F_CTL */
3378 #define IXGBE_ADVTXD_FCOEF_ORIE		((1 << 4) << 10) /* Orientation End */
3379 #define IXGBE_ADVTXD_FCOEF_ORIS		((1 << 5) << 10) /* Orientation Start */
3380 #define IXGBE_ADVTXD_FCOEF_EOF_N	(0x0 << 10) /* 00: EOFn */
3381 #define IXGBE_ADVTXD_FCOEF_EOF_T	(0x1 << 10) /* 01: EOFt */
3382 #define IXGBE_ADVTXD_FCOEF_EOF_NI	(0x2 << 10) /* 10: EOFni */
3383 #define IXGBE_ADVTXD_FCOEF_EOF_A	(0x3 << 10) /* 11: EOFa */
3384 #define IXGBE_ADVTXD_L4LEN_SHIFT	8  /* Adv ctxt L4LEN shift */
3385 #define IXGBE_ADVTXD_MSS_SHIFT		16  /* Adv ctxt MSS shift */
3386 
3387 #define IXGBE_ADVTXD_OUTER_IPLEN	16 /* Adv ctxt OUTERIPLEN shift */
3388 #define IXGBE_ADVTXD_TUNNEL_LEN 	24 /* Adv ctxt TUNNELLEN shift */
3389 #define IXGBE_ADVTXD_TUNNEL_TYPE_SHIFT	16 /* Adv Tx Desc Tunnel Type shift */
3390 #define IXGBE_ADVTXD_OUTERIPCS_SHIFT	17 /* Adv Tx Desc OUTERIPCS Shift */
3391 #define IXGBE_ADVTXD_TUNNEL_TYPE_NVGRE	1  /* Adv Tx Desc Tunnel Type NVGRE */
3392 /* Adv Tx Desc OUTERIPCS Shift for X550EM_a */
3393 #define IXGBE_ADVTXD_OUTERIPCS_SHIFT_X550EM_a	26
3394 /* Autonegotiation advertised speeds */
3395 typedef u32 ixgbe_autoneg_advertised;
3396 /* Link speed */
3397 typedef u32 ixgbe_link_speed;
3398 #define IXGBE_LINK_SPEED_UNKNOWN	0
3399 #define IXGBE_LINK_SPEED_10_FULL	0x0002
3400 #define IXGBE_LINK_SPEED_100_FULL	0x0008
3401 #define IXGBE_LINK_SPEED_1GB_FULL	0x0020
3402 #define IXGBE_LINK_SPEED_2_5GB_FULL	0x0400
3403 #define IXGBE_LINK_SPEED_5GB_FULL	0x0800
3404 #define IXGBE_LINK_SPEED_10GB_FULL	0x0080
3405 #define IXGBE_LINK_SPEED_82598_AUTONEG	(IXGBE_LINK_SPEED_1GB_FULL | \
3406 					 IXGBE_LINK_SPEED_10GB_FULL)
3407 #define IXGBE_LINK_SPEED_82599_AUTONEG	(IXGBE_LINK_SPEED_100_FULL | \
3408 					 IXGBE_LINK_SPEED_1GB_FULL | \
3409 					 IXGBE_LINK_SPEED_10GB_FULL)
3410 
3411 /* Physical layer type */
3412 typedef u64 ixgbe_physical_layer;
3413 #define IXGBE_PHYSICAL_LAYER_UNKNOWN		0
3414 #define IXGBE_PHYSICAL_LAYER_10GBASE_T		0x00001
3415 #define IXGBE_PHYSICAL_LAYER_1000BASE_T		0x00002
3416 #define IXGBE_PHYSICAL_LAYER_100BASE_TX		0x00004
3417 #define IXGBE_PHYSICAL_LAYER_SFP_PLUS_CU	0x00008
3418 #define IXGBE_PHYSICAL_LAYER_10GBASE_LR		0x00010
3419 #define IXGBE_PHYSICAL_LAYER_10GBASE_LRM	0x00020
3420 #define IXGBE_PHYSICAL_LAYER_10GBASE_SR		0x00040
3421 #define IXGBE_PHYSICAL_LAYER_10GBASE_KX4	0x00080
3422 #define IXGBE_PHYSICAL_LAYER_10GBASE_CX4	0x00100
3423 #define IXGBE_PHYSICAL_LAYER_1000BASE_KX	0x00200
3424 #define IXGBE_PHYSICAL_LAYER_1000BASE_BX	0x00400
3425 #define IXGBE_PHYSICAL_LAYER_10GBASE_KR		0x00800
3426 #define IXGBE_PHYSICAL_LAYER_10GBASE_XAUI	0x01000
3427 #define IXGBE_PHYSICAL_LAYER_SFP_ACTIVE_DA	0x02000
3428 #define IXGBE_PHYSICAL_LAYER_1000BASE_SX	0x04000
3429 #define IXGBE_PHYSICAL_LAYER_10BASE_T		0x08000
3430 #define IXGBE_PHYSICAL_LAYER_2500BASE_KX	0x10000
3431 
3432 /* Flow Control Data Sheet defined values
3433  * Calculation and defines taken from 802.1bb Annex O
3434  */
3435 
3436 /* BitTimes (BT) conversion */
3437 #define IXGBE_BT2KB(BT)		((BT + (8 * 1024 - 1)) / (8 * 1024))
3438 #define IXGBE_B2BT(BT)		(BT * 8)
3439 
3440 /* Calculate Delay to respond to PFC */
3441 #define IXGBE_PFC_D	672
3442 
3443 /* Calculate Cable Delay */
3444 #define IXGBE_CABLE_DC	5556 /* Delay Copper */
3445 #define IXGBE_CABLE_DO	5000 /* Delay Optical */
3446 
3447 /* Calculate Interface Delay X540 */
3448 #define IXGBE_PHY_DC	25600 /* Delay 10G BASET */
3449 #define IXGBE_MAC_DC	8192  /* Delay Copper XAUI interface */
3450 #define IXGBE_XAUI_DC	(2 * 2048) /* Delay Copper Phy */
3451 
3452 #define IXGBE_ID_X540	(IXGBE_MAC_DC + IXGBE_XAUI_DC + IXGBE_PHY_DC)
3453 
3454 /* Calculate Interface Delay 82598, 82599 */
3455 #define IXGBE_PHY_D	12800
3456 #define IXGBE_MAC_D	4096
3457 #define IXGBE_XAUI_D	(2 * 1024)
3458 
3459 #define IXGBE_ID	(IXGBE_MAC_D + IXGBE_XAUI_D + IXGBE_PHY_D)
3460 
3461 /* Calculate Delay incurred from higher layer */
3462 #define IXGBE_HD	6144
3463 
3464 /* Calculate PCI Bus delay for low thresholds */
3465 #define IXGBE_PCI_DELAY	10000
3466 
3467 /* Calculate X540 delay value in bit times */
3468 #define IXGBE_DV_X540(_max_frame_link, _max_frame_tc) \
3469 			((36 * \
3470 			  (IXGBE_B2BT(_max_frame_link) + \
3471 			   IXGBE_PFC_D + \
3472 			   (2 * IXGBE_CABLE_DC) + \
3473 			   (2 * IXGBE_ID_X540) + \
3474 			   IXGBE_HD) / 25 + 1) + \
3475 			 2 * IXGBE_B2BT(_max_frame_tc))
3476 
3477 /* Calculate 82599, 82598 delay value in bit times */
3478 #define IXGBE_DV(_max_frame_link, _max_frame_tc) \
3479 			((36 * \
3480 			  (IXGBE_B2BT(_max_frame_link) + \
3481 			   IXGBE_PFC_D + \
3482 			   (2 * IXGBE_CABLE_DC) + \
3483 			   (2 * IXGBE_ID) + \
3484 			   IXGBE_HD) / 25 + 1) + \
3485 			 2 * IXGBE_B2BT(_max_frame_tc))
3486 
3487 /* Calculate low threshold delay values */
3488 #define IXGBE_LOW_DV_X540(_max_frame_tc) \
3489 			(2 * IXGBE_B2BT(_max_frame_tc) + \
3490 			(36 * IXGBE_PCI_DELAY / 25) + 1)
3491 #define IXGBE_LOW_DV(_max_frame_tc) \
3492 			(2 * IXGBE_LOW_DV_X540(_max_frame_tc))
3493 
3494 /* Software ATR hash keys */
3495 #define IXGBE_ATR_BUCKET_HASH_KEY	0x3DAD14E2
3496 #define IXGBE_ATR_SIGNATURE_HASH_KEY	0x174D3614
3497 
3498 /* Software ATR input stream values and masks */
3499 #define IXGBE_ATR_HASH_MASK		0x7fff
3500 #define IXGBE_ATR_L4TYPE_MASK		0x3
3501 #define IXGBE_ATR_L4TYPE_UDP		0x1
3502 #define IXGBE_ATR_L4TYPE_TCP		0x2
3503 #define IXGBE_ATR_L4TYPE_SCTP		0x3
3504 #define IXGBE_ATR_L4TYPE_IPV6_MASK	0x4
3505 #define IXGBE_ATR_L4TYPE_TUNNEL_MASK	0x10
3506 enum ixgbe_atr_flow_type {
3507 	IXGBE_ATR_FLOW_TYPE_IPV4	= 0x0,
3508 	IXGBE_ATR_FLOW_TYPE_UDPV4	= 0x1,
3509 	IXGBE_ATR_FLOW_TYPE_TCPV4	= 0x2,
3510 	IXGBE_ATR_FLOW_TYPE_SCTPV4	= 0x3,
3511 	IXGBE_ATR_FLOW_TYPE_IPV6	= 0x4,
3512 	IXGBE_ATR_FLOW_TYPE_UDPV6	= 0x5,
3513 	IXGBE_ATR_FLOW_TYPE_TCPV6	= 0x6,
3514 	IXGBE_ATR_FLOW_TYPE_SCTPV6	= 0x7,
3515 	IXGBE_ATR_FLOW_TYPE_TUNNELED_IPV4	= 0x10,
3516 	IXGBE_ATR_FLOW_TYPE_TUNNELED_UDPV4	= 0x11,
3517 	IXGBE_ATR_FLOW_TYPE_TUNNELED_TCPV4	= 0x12,
3518 	IXGBE_ATR_FLOW_TYPE_TUNNELED_SCTPV4	= 0x13,
3519 	IXGBE_ATR_FLOW_TYPE_TUNNELED_IPV6	= 0x14,
3520 	IXGBE_ATR_FLOW_TYPE_TUNNELED_UDPV6	= 0x15,
3521 	IXGBE_ATR_FLOW_TYPE_TUNNELED_TCPV6	= 0x16,
3522 	IXGBE_ATR_FLOW_TYPE_TUNNELED_SCTPV6	= 0x17,
3523 };
3524 
3525 /* Flow Director ATR input struct. */
3526 union ixgbe_atr_input {
3527 	/*
3528 	 * Byte layout in order, all values with MSB first:
3529 	 *
3530 	 * vm_pool	- 1 byte
3531 	 * flow_type	- 1 byte
3532 	 * vlan_id	- 2 bytes
3533 	 * src_ip	- 16 bytes
3534 	 * inner_mac	- 6 bytes
3535 	 * cloud_mode	- 2 bytes
3536 	 * tni_vni	- 4 bytes
3537 	 * dst_ip	- 16 bytes
3538 	 * src_port	- 2 bytes
3539 	 * dst_port	- 2 bytes
3540 	 * flex_bytes	- 2 bytes
3541 	 * bkt_hash	- 2 bytes
3542 	 */
3543 	struct {
3544 		u8 vm_pool;
3545 		u8 flow_type;
3546 		__be16 vlan_id;
3547 		__be32 dst_ip[4];
3548 		__be32 src_ip[4];
3549 		u8 inner_mac[6];
3550 		__be16 tunnel_type;
3551 		__be32 tni_vni;
3552 		__be16 src_port;
3553 		__be16 dst_port;
3554 		__be16 flex_bytes;
3555 		__be16 bkt_hash;
3556 	} formatted;
3557 	__be32 dword_stream[14];
3558 };
3559 
3560 /* Flow Director compressed ATR hash input struct */
3561 union ixgbe_atr_hash_dword {
3562 	struct {
3563 		u8 vm_pool;
3564 		u8 flow_type;
3565 		__be16 vlan_id;
3566 	} formatted;
3567 	__be32 ip;
3568 	struct {
3569 		__be16 src;
3570 		__be16 dst;
3571 	} port;
3572 	__be16 flex_bytes;
3573 	__be32 dword;
3574 };
3575 
3576 
3577 #define IXGBE_MVALS_INIT(m)	\
3578 	IXGBE_CAT(EEC, m),		\
3579 	IXGBE_CAT(FLA, m),		\
3580 	IXGBE_CAT(GRC, m),		\
3581 	IXGBE_CAT(SRAMREL, m),		\
3582 	IXGBE_CAT(FACTPS, m),		\
3583 	IXGBE_CAT(SWSM, m),		\
3584 	IXGBE_CAT(SWFW_SYNC, m),	\
3585 	IXGBE_CAT(FWSM, m),		\
3586 	IXGBE_CAT(SDP0_GPIEN, m),	\
3587 	IXGBE_CAT(SDP1_GPIEN, m),	\
3588 	IXGBE_CAT(SDP2_GPIEN, m),	\
3589 	IXGBE_CAT(EICR_GPI_SDP0, m),	\
3590 	IXGBE_CAT(EICR_GPI_SDP1, m),	\
3591 	IXGBE_CAT(EICR_GPI_SDP2, m),	\
3592 	IXGBE_CAT(CIAA, m),		\
3593 	IXGBE_CAT(CIAD, m),		\
3594 	IXGBE_CAT(I2C_CLK_IN, m),	\
3595 	IXGBE_CAT(I2C_CLK_OUT, m),	\
3596 	IXGBE_CAT(I2C_DATA_IN, m),	\
3597 	IXGBE_CAT(I2C_DATA_OUT, m),	\
3598 	IXGBE_CAT(I2C_DATA_OE_N_EN, m),	\
3599 	IXGBE_CAT(I2C_BB_EN, m),	\
3600 	IXGBE_CAT(I2C_CLK_OE_N_EN, m),	\
3601 	IXGBE_CAT(I2CCTL, m)
3602 
3603 enum ixgbe_mvals {
3604 	IXGBE_MVALS_INIT(_IDX),
3605 	IXGBE_MVALS_IDX_LIMIT
3606 };
3607 
3608 /*
3609  * Unavailable: The FCoE Boot Option ROM is not present in the flash.
3610  * Disabled: Present; boot order is not set for any targets on the port.
3611  * Enabled: Present; boot order is set for at least one target on the port.
3612  */
3613 enum ixgbe_fcoe_boot_status {
3614 	ixgbe_fcoe_bootstatus_disabled = 0,
3615 	ixgbe_fcoe_bootstatus_enabled = 1,
3616 	ixgbe_fcoe_bootstatus_unavailable = 0xFFFF
3617 };
3618 
3619 enum ixgbe_eeprom_type {
3620 	ixgbe_eeprom_uninitialized = 0,
3621 	ixgbe_eeprom_spi,
3622 	ixgbe_flash,
3623 	ixgbe_eeprom_none /* No NVM support */
3624 };
3625 
3626 enum ixgbe_mac_type {
3627 	ixgbe_mac_unknown = 0,
3628 	ixgbe_mac_82598EB,
3629 	ixgbe_mac_82599EB,
3630 	ixgbe_mac_X540,
3631 	ixgbe_mac_X550,
3632 	ixgbe_mac_X550EM_x,
3633 	ixgbe_mac_X550EM_a,
3634 	ixgbe_num_macs
3635 };
3636 
3637 enum ixgbe_phy_type {
3638 	ixgbe_phy_unknown = 0,
3639 	ixgbe_phy_none,
3640 	ixgbe_phy_tn,
3641 	ixgbe_phy_aq,
3642 	ixgbe_phy_x550em_kr,
3643 	ixgbe_phy_x550em_kx4,
3644 	ixgbe_phy_x550em_xfi,
3645 	ixgbe_phy_x550em_ext_t,
3646 	ixgbe_phy_ext_1g_t,
3647 	ixgbe_phy_cu_unknown,
3648 	ixgbe_phy_qt,
3649 	ixgbe_phy_xaui,
3650 	ixgbe_phy_nl,
3651 	ixgbe_phy_sfp_passive_tyco,
3652 	ixgbe_phy_sfp_passive_unknown,
3653 	ixgbe_phy_sfp_active_unknown,
3654 	ixgbe_phy_sfp_avago,
3655 	ixgbe_phy_sfp_ftl,
3656 	ixgbe_phy_sfp_ftl_active,
3657 	ixgbe_phy_sfp_unknown,
3658 	ixgbe_phy_sfp_intel,
3659 	ixgbe_phy_qsfp_passive_unknown,
3660 	ixgbe_phy_qsfp_active_unknown,
3661 	ixgbe_phy_qsfp_intel,
3662 	ixgbe_phy_qsfp_unknown,
3663 	ixgbe_phy_sfp_unsupported, /*Enforce bit set with unsupported module*/
3664 	ixgbe_phy_sgmii,
3665 	ixgbe_phy_fw,
3666 	ixgbe_phy_generic
3667 };
3668 
3669 /*
3670  * SFP+ module type IDs:
3671  *
3672  * ID	Module Type
3673  * =============
3674  * 0	SFP_DA_CU
3675  * 1	SFP_SR
3676  * 2	SFP_LR
3677  * 3	SFP_DA_CU_CORE0 - 82599-specific
3678  * 4	SFP_DA_CU_CORE1 - 82599-specific
3679  * 5	SFP_SR/LR_CORE0 - 82599-specific
3680  * 6	SFP_SR/LR_CORE1 - 82599-specific
3681  */
3682 enum ixgbe_sfp_type {
3683 	ixgbe_sfp_type_da_cu = 0,
3684 	ixgbe_sfp_type_sr = 1,
3685 	ixgbe_sfp_type_lr = 2,
3686 	ixgbe_sfp_type_da_cu_core0 = 3,
3687 	ixgbe_sfp_type_da_cu_core1 = 4,
3688 	ixgbe_sfp_type_srlr_core0 = 5,
3689 	ixgbe_sfp_type_srlr_core1 = 6,
3690 	ixgbe_sfp_type_da_act_lmt_core0 = 7,
3691 	ixgbe_sfp_type_da_act_lmt_core1 = 8,
3692 	ixgbe_sfp_type_1g_cu_core0 = 9,
3693 	ixgbe_sfp_type_1g_cu_core1 = 10,
3694 	ixgbe_sfp_type_1g_sx_core0 = 11,
3695 	ixgbe_sfp_type_1g_sx_core1 = 12,
3696 	ixgbe_sfp_type_1g_lx_core0 = 13,
3697 	ixgbe_sfp_type_1g_lx_core1 = 14,
3698 	ixgbe_sfp_type_not_present = 0xFFFE,
3699 	ixgbe_sfp_type_unknown = 0xFFFF
3700 };
3701 
3702 enum ixgbe_media_type {
3703 	ixgbe_media_type_unknown = 0,
3704 	ixgbe_media_type_fiber,
3705 	ixgbe_media_type_fiber_fixed,
3706 	ixgbe_media_type_fiber_qsfp,
3707 	ixgbe_media_type_copper,
3708 	ixgbe_media_type_backplane,
3709 	ixgbe_media_type_cx4,
3710 	ixgbe_media_type_virtual
3711 };
3712 
3713 /* Flow Control Settings */
3714 enum ixgbe_fc_mode {
3715 	ixgbe_fc_none = 0,
3716 	ixgbe_fc_rx_pause,
3717 	ixgbe_fc_tx_pause,
3718 	ixgbe_fc_full,
3719 	ixgbe_fc_default
3720 };
3721 
3722 /* Smart Speed Settings */
3723 #define IXGBE_SMARTSPEED_MAX_RETRIES	3
3724 enum ixgbe_smart_speed {
3725 	ixgbe_smart_speed_auto = 0,
3726 	ixgbe_smart_speed_on,
3727 	ixgbe_smart_speed_off
3728 };
3729 
3730 /* PCI bus types */
3731 enum ixgbe_bus_type {
3732 	ixgbe_bus_type_unknown = 0,
3733 	ixgbe_bus_type_pci,
3734 	ixgbe_bus_type_pcix,
3735 	ixgbe_bus_type_pci_express,
3736 	ixgbe_bus_type_internal,
3737 	ixgbe_bus_type_reserved
3738 };
3739 
3740 /* PCI bus speeds */
3741 enum ixgbe_bus_speed {
3742 	ixgbe_bus_speed_unknown	= 0,
3743 	ixgbe_bus_speed_33	= 33,
3744 	ixgbe_bus_speed_66	= 66,
3745 	ixgbe_bus_speed_100	= 100,
3746 	ixgbe_bus_speed_120	= 120,
3747 	ixgbe_bus_speed_133	= 133,
3748 	ixgbe_bus_speed_2500	= 2500,
3749 	ixgbe_bus_speed_5000	= 5000,
3750 	ixgbe_bus_speed_8000	= 8000,
3751 	ixgbe_bus_speed_reserved
3752 };
3753 
3754 /* PCI bus widths */
3755 enum ixgbe_bus_width {
3756 	ixgbe_bus_width_unknown	= 0,
3757 	ixgbe_bus_width_pcie_x1	= 1,
3758 	ixgbe_bus_width_pcie_x2	= 2,
3759 	ixgbe_bus_width_pcie_x4	= 4,
3760 	ixgbe_bus_width_pcie_x8	= 8,
3761 	ixgbe_bus_width_32	= 32,
3762 	ixgbe_bus_width_64	= 64,
3763 	ixgbe_bus_width_reserved
3764 };
3765 
3766 struct ixgbe_addr_filter_info {
3767 	u32 num_mc_addrs;
3768 	u32 rar_used_count;
3769 	u32 mta_in_use;
3770 	u32 overflow_promisc;
3771 	bool user_set_promisc;
3772 };
3773 
3774 /* Bus parameters */
3775 struct ixgbe_bus_info {
3776 	enum ixgbe_bus_speed speed;
3777 	enum ixgbe_bus_width width;
3778 	enum ixgbe_bus_type type;
3779 
3780 	u16 func;
3781 	u8 lan_id;
3782 	u16 instance_id;
3783 };
3784 
3785 /* Flow control parameters */
3786 struct ixgbe_fc_info {
3787 	u32 high_water[IXGBE_DCB_MAX_TRAFFIC_CLASS]; /* Flow Ctrl High-water */
3788 	u32 low_water[IXGBE_DCB_MAX_TRAFFIC_CLASS]; /* Flow Ctrl Low-water */
3789 	u16 pause_time; /* Flow Control Pause timer */
3790 	bool send_xon; /* Flow control send XON */
3791 	bool strict_ieee; /* Strict IEEE mode */
3792 	bool disable_fc_autoneg; /* Do not autonegotiate FC */
3793 	bool fc_was_autonegged; /* Is current_mode the result of autonegging? */
3794 	enum ixgbe_fc_mode current_mode; /* FC mode in effect */
3795 	enum ixgbe_fc_mode requested_mode; /* FC mode requested by caller */
3796 };
3797 
3798 /* Statistics counters collected by the MAC */
3799 struct ixgbe_hw_stats {
3800 	u64 crcerrs;
3801 	u64 illerrc;
3802 	u64 errbc;
3803 	u64 mspdc;
3804 	u64 mpctotal;
3805 	u64 mpc[8];
3806 	u64 mlfc;
3807 	u64 mrfc;
3808 	u64 rlec;
3809 	u64 lxontxc;
3810 	u64 lxonrxc;
3811 	u64 lxofftxc;
3812 	u64 lxoffrxc;
3813 	u64 pxontxc[8];
3814 	u64 pxonrxc[8];
3815 	u64 pxofftxc[8];
3816 	u64 pxoffrxc[8];
3817 	u64 prc64;
3818 	u64 prc127;
3819 	u64 prc255;
3820 	u64 prc511;
3821 	u64 prc1023;
3822 	u64 prc1522;
3823 	u64 gprc;
3824 	u64 bprc;
3825 	u64 mprc;
3826 	u64 gptc;
3827 	u64 gorc;
3828 	u64 gotc;
3829 	u64 rnbc[8];
3830 	u64 ruc;
3831 	u64 rfc;
3832 	u64 roc;
3833 	u64 rjc;
3834 	u64 mngprc;
3835 	u64 mngpdc;
3836 	u64 mngptc;
3837 	u64 tor;
3838 	u64 tpr;
3839 	u64 tpt;
3840 	u64 ptc64;
3841 	u64 ptc127;
3842 	u64 ptc255;
3843 	u64 ptc511;
3844 	u64 ptc1023;
3845 	u64 ptc1522;
3846 	u64 mptc;
3847 	u64 bptc;
3848 	u64 xec;
3849 	u64 qprc[16];
3850 	u64 qptc[16];
3851 	u64 qbrc[16];
3852 	u64 qbtc[16];
3853 	u64 qprdc[16];
3854 	u64 pxon2offc[8];
3855 	u64 fdirustat_add;
3856 	u64 fdirustat_remove;
3857 	u64 fdirfstat_fadd;
3858 	u64 fdirfstat_fremove;
3859 	u64 fdirmatch;
3860 	u64 fdirmiss;
3861 	u64 fccrc;
3862 	u64 fclast;
3863 	u64 fcoerpdc;
3864 	u64 fcoeprc;
3865 	u64 fcoeptc;
3866 	u64 fcoedwrc;
3867 	u64 fcoedwtc;
3868 	u64 fcoe_noddp;
3869 	u64 fcoe_noddp_ext_buff;
3870 	u64 ldpcec;
3871 	u64 pcrc8ec;
3872 	u64 b2ospc;
3873 	u64 b2ogprc;
3874 	u64 o2bgptc;
3875 	u64 o2bspc;
3876 };
3877 
3878 /* forward declaration */
3879 struct ixgbe_hw;
3880 
3881 /* iterator type for walking multicast address lists */
3882 typedef u8* (*ixgbe_mc_addr_itr) (struct ixgbe_hw *hw, u8 **mc_addr_ptr,
3883 				  u32 *vmdq);
3884 
3885 /* Function pointer table */
3886 struct ixgbe_eeprom_operations {
3887 	s32 (*init_params)(struct ixgbe_hw *);
3888 	s32 (*read)(struct ixgbe_hw *, u16, u16 *);
3889 	s32 (*read_buffer)(struct ixgbe_hw *, u16, u16, u16 *);
3890 	s32 (*write)(struct ixgbe_hw *, u16, u16);
3891 	s32 (*write_buffer)(struct ixgbe_hw *, u16, u16, u16 *);
3892 	s32 (*validate_checksum)(struct ixgbe_hw *, u16 *);
3893 	s32 (*update_checksum)(struct ixgbe_hw *);
3894 	s32 (*calc_checksum)(struct ixgbe_hw *);
3895 };
3896 
3897 struct ixgbe_mac_operations {
3898 	s32 (*init_hw)(struct ixgbe_hw *);
3899 	s32 (*reset_hw)(struct ixgbe_hw *);
3900 	s32 (*start_hw)(struct ixgbe_hw *);
3901 	s32 (*clear_hw_cntrs)(struct ixgbe_hw *);
3902 	void (*enable_relaxed_ordering)(struct ixgbe_hw *);
3903 	enum ixgbe_media_type (*get_media_type)(struct ixgbe_hw *);
3904 	u64 (*get_supported_physical_layer)(struct ixgbe_hw *);
3905 	s32 (*get_mac_addr)(struct ixgbe_hw *, u8 *);
3906 	s32 (*get_san_mac_addr)(struct ixgbe_hw *, u8 *);
3907 	s32 (*set_san_mac_addr)(struct ixgbe_hw *, u8 *);
3908 	s32 (*get_device_caps)(struct ixgbe_hw *, u16 *);
3909 	s32 (*get_wwn_prefix)(struct ixgbe_hw *, u16 *, u16 *);
3910 	s32 (*get_fcoe_boot_status)(struct ixgbe_hw *, u16 *);
3911 	s32 (*stop_adapter)(struct ixgbe_hw *);
3912 	s32 (*get_bus_info)(struct ixgbe_hw *);
3913 	void (*set_lan_id)(struct ixgbe_hw *);
3914 	s32 (*read_analog_reg8)(struct ixgbe_hw*, u32, u8*);
3915 	s32 (*write_analog_reg8)(struct ixgbe_hw*, u32, u8);
3916 	s32 (*setup_sfp)(struct ixgbe_hw *);
3917 	s32 (*enable_rx_dma)(struct ixgbe_hw *, u32);
3918 	s32 (*disable_sec_rx_path)(struct ixgbe_hw *);
3919 	s32 (*enable_sec_rx_path)(struct ixgbe_hw *);
3920 	s32 (*acquire_swfw_sync)(struct ixgbe_hw *, u32);
3921 	void (*release_swfw_sync)(struct ixgbe_hw *, u32);
3922 	void (*init_swfw_sync)(struct ixgbe_hw *);
3923 	s32 (*prot_autoc_read)(struct ixgbe_hw *, bool *, u32 *);
3924 	s32 (*prot_autoc_write)(struct ixgbe_hw *, u32, bool);
3925 
3926 	/* Link */
3927 	void (*disable_tx_laser)(struct ixgbe_hw *);
3928 	void (*enable_tx_laser)(struct ixgbe_hw *);
3929 	void (*flap_tx_laser)(struct ixgbe_hw *);
3930 	s32 (*setup_link)(struct ixgbe_hw *, ixgbe_link_speed, bool);
3931 	s32 (*setup_mac_link)(struct ixgbe_hw *, ixgbe_link_speed, bool);
3932 	s32 (*check_link)(struct ixgbe_hw *, ixgbe_link_speed *, bool *, bool);
3933 	s32 (*get_link_capabilities)(struct ixgbe_hw *, ixgbe_link_speed *,
3934 				     bool *);
3935 	void (*set_rate_select_speed)(struct ixgbe_hw *, ixgbe_link_speed);
3936 
3937 	/* Packet Buffer manipulation */
3938 	void (*setup_rxpba)(struct ixgbe_hw *, int, u32, int);
3939 
3940 	/* LED */
3941 	s32 (*led_on)(struct ixgbe_hw *, u32);
3942 	s32 (*led_off)(struct ixgbe_hw *, u32);
3943 	s32 (*blink_led_start)(struct ixgbe_hw *, u32);
3944 	s32 (*blink_led_stop)(struct ixgbe_hw *, u32);
3945 	s32 (*init_led_link_act)(struct ixgbe_hw *);
3946 
3947 	/* RAR, Multicast, VLAN */
3948 	s32 (*set_rar)(struct ixgbe_hw *, u32, u8 *, u32, u32);
3949 	s32 (*set_uc_addr)(struct ixgbe_hw *, u32, u8 *);
3950 	s32 (*clear_rar)(struct ixgbe_hw *, u32);
3951 	s32 (*insert_mac_addr)(struct ixgbe_hw *, u8 *, u32);
3952 	s32 (*set_vmdq)(struct ixgbe_hw *, u32, u32);
3953 	s32 (*set_vmdq_san_mac)(struct ixgbe_hw *, u32);
3954 	s32 (*clear_vmdq)(struct ixgbe_hw *, u32, u32);
3955 	s32 (*init_rx_addrs)(struct ixgbe_hw *);
3956 	s32 (*update_uc_addr_list)(struct ixgbe_hw *, u8 *, u32,
3957 				   ixgbe_mc_addr_itr);
3958 	s32 (*update_mc_addr_list)(struct ixgbe_hw *, u8 *, u32,
3959 				   ixgbe_mc_addr_itr, bool clear);
3960 	s32 (*enable_mc)(struct ixgbe_hw *);
3961 	s32 (*disable_mc)(struct ixgbe_hw *);
3962 	s32 (*clear_vfta)(struct ixgbe_hw *);
3963 	s32 (*set_vfta)(struct ixgbe_hw *, u32, u32, bool, bool);
3964 	s32 (*set_vlvf)(struct ixgbe_hw *, u32, u32, bool, u32 *, u32,
3965 			bool);
3966 	s32 (*init_uta_tables)(struct ixgbe_hw *);
3967 	void (*set_mac_anti_spoofing)(struct ixgbe_hw *, bool, int);
3968 	void (*set_vlan_anti_spoofing)(struct ixgbe_hw *, bool, int);
3969 
3970 	/* Flow Control */
3971 	s32 (*fc_enable)(struct ixgbe_hw *);
3972 	s32 (*setup_fc)(struct ixgbe_hw *);
3973 	void (*fc_autoneg)(struct ixgbe_hw *);
3974 
3975 	/* Manageability interface */
3976 	s32 (*set_fw_drv_ver)(struct ixgbe_hw *, u8, u8, u8, u8, u16,
3977 			      const char *);
3978 	s32 (*bypass_rw) (struct ixgbe_hw *hw, u32 cmd, u32 *status);
3979 	bool (*bypass_valid_rd) (u32 in_reg, u32 out_reg);
3980 	s32 (*bypass_set) (struct ixgbe_hw *hw, u32 cmd, u32 event, u32 action);
3981 	s32 (*bypass_rd_eep) (struct ixgbe_hw *hw, u32 addr, u8 *value);
3982 	void (*get_rtrup2tc)(struct ixgbe_hw *hw, u8 *map);
3983 	void (*disable_rx)(struct ixgbe_hw *hw);
3984 	void (*enable_rx)(struct ixgbe_hw *hw);
3985 	void (*set_source_address_pruning)(struct ixgbe_hw *, bool,
3986 					   unsigned int);
3987 	void (*set_ethertype_anti_spoofing)(struct ixgbe_hw *, bool, int);
3988 	s32 (*dmac_update_tcs)(struct ixgbe_hw *hw);
3989 	s32 (*dmac_config_tcs)(struct ixgbe_hw *hw);
3990 	s32 (*dmac_config)(struct ixgbe_hw *hw);
3991 	s32 (*setup_eee)(struct ixgbe_hw *hw, bool enable_eee);
3992 	s32 (*read_iosf_sb_reg)(struct ixgbe_hw *, u32, u32, u32 *);
3993 	s32 (*write_iosf_sb_reg)(struct ixgbe_hw *, u32, u32, u32);
3994 	void (*disable_mdd)(struct ixgbe_hw *hw);
3995 	void (*enable_mdd)(struct ixgbe_hw *hw);
3996 	void (*mdd_event)(struct ixgbe_hw *hw, u32 *vf_bitmap);
3997 	void (*restore_mdd_vf)(struct ixgbe_hw *hw, u32 vf);
3998 	bool (*fw_recovery_mode)(struct ixgbe_hw *hw);
3999 };
4000 
4001 struct ixgbe_phy_operations {
4002 	s32 (*identify)(struct ixgbe_hw *);
4003 	s32 (*identify_sfp)(struct ixgbe_hw *);
4004 	s32 (*init)(struct ixgbe_hw *);
4005 	s32 (*reset)(struct ixgbe_hw *);
4006 	s32 (*read_reg)(struct ixgbe_hw *, u32, u32, u16 *);
4007 	s32 (*write_reg)(struct ixgbe_hw *, u32, u32, u16);
4008 	s32 (*read_reg_mdi)(struct ixgbe_hw *, u32, u32, u16 *);
4009 	s32 (*write_reg_mdi)(struct ixgbe_hw *, u32, u32, u16);
4010 	s32 (*setup_link)(struct ixgbe_hw *);
4011 	s32 (*setup_internal_link)(struct ixgbe_hw *);
4012 	s32 (*setup_link_speed)(struct ixgbe_hw *, ixgbe_link_speed, bool);
4013 	s32 (*check_link)(struct ixgbe_hw *, ixgbe_link_speed *, bool *);
4014 	s32 (*get_firmware_version)(struct ixgbe_hw *, u16 *);
4015 	s32 (*read_i2c_byte)(struct ixgbe_hw *, u8, u8, u8 *);
4016 	s32 (*write_i2c_byte)(struct ixgbe_hw *, u8, u8, u8);
4017 	s32 (*read_i2c_sff8472)(struct ixgbe_hw *, u8 , u8 *);
4018 	s32 (*read_i2c_eeprom)(struct ixgbe_hw *, u8 , u8 *);
4019 	s32 (*write_i2c_eeprom)(struct ixgbe_hw *, u8, u8);
4020 	void (*i2c_bus_clear)(struct ixgbe_hw *);
4021 	s32 (*check_overtemp)(struct ixgbe_hw *);
4022 	s32 (*set_phy_power)(struct ixgbe_hw *, bool on);
4023 	s32 (*enter_lplu)(struct ixgbe_hw *);
4024 	s32 (*handle_lasi)(struct ixgbe_hw *hw);
4025 	s32 (*read_i2c_byte_unlocked)(struct ixgbe_hw *, u8 offset, u8 addr,
4026 				      u8 *value);
4027 	s32 (*write_i2c_byte_unlocked)(struct ixgbe_hw *, u8 offset, u8 addr,
4028 				       u8 value);
4029 };
4030 
4031 struct ixgbe_link_operations {
4032 	s32 (*read_link)(struct ixgbe_hw *, u8 addr, u16 reg, u16 *val);
4033 	s32 (*read_link_unlocked)(struct ixgbe_hw *, u8 addr, u16 reg,
4034 				  u16 *val);
4035 	s32 (*write_link)(struct ixgbe_hw *, u8 addr, u16 reg, u16 val);
4036 	s32 (*write_link_unlocked)(struct ixgbe_hw *, u8 addr, u16 reg,
4037 				   u16 val);
4038 };
4039 
4040 struct ixgbe_link_info {
4041 	struct ixgbe_link_operations ops;
4042 	u8 addr;
4043 };
4044 
4045 struct ixgbe_eeprom_info {
4046 	struct ixgbe_eeprom_operations ops;
4047 	enum ixgbe_eeprom_type type;
4048 	u32 semaphore_delay;
4049 	u16 word_size;
4050 	u16 address_bits;
4051 	u16 word_page_size;
4052 	u16 ctrl_word_3;
4053 };
4054 
4055 #define IXGBE_FLAGS_DOUBLE_RESET_REQUIRED	0x01
4056 struct ixgbe_mac_info {
4057 	struct ixgbe_mac_operations ops;
4058 	enum ixgbe_mac_type type;
4059 	u8 addr[IXGBE_ETH_LENGTH_OF_ADDRESS];
4060 	u8 perm_addr[IXGBE_ETH_LENGTH_OF_ADDRESS];
4061 	u8 san_addr[IXGBE_ETH_LENGTH_OF_ADDRESS];
4062 	/* prefix for World Wide Node Name (WWNN) */
4063 	u16 wwnn_prefix;
4064 	/* prefix for World Wide Port Name (WWPN) */
4065 	u16 wwpn_prefix;
4066 #define IXGBE_MAX_MTA			128
4067 	u32 mta_shadow[IXGBE_MAX_MTA];
4068 	s32 mc_filter_type;
4069 	u32 mcft_size;
4070 	u32 vft_size;
4071 	u32 num_rar_entries;
4072 	u32 rar_highwater;
4073 	u32 rx_pb_size;
4074 	u32 max_tx_queues;
4075 	u32 max_rx_queues;
4076 	u32 orig_autoc;
4077 	u8  san_mac_rar_index;
4078 	bool get_link_status;
4079 	u32 orig_autoc2;
4080 	u16 max_msix_vectors;
4081 	bool arc_subsystem_valid;
4082 	bool orig_link_settings_stored;
4083 	bool autotry_restart;
4084 	u8 flags;
4085 	struct ixgbe_dmac_config dmac_config;
4086 	bool set_lben;
4087 	u32  max_link_up_time;
4088 	u8   led_link_act;
4089 };
4090 
4091 struct ixgbe_phy_info {
4092 	struct ixgbe_phy_operations ops;
4093 	enum ixgbe_phy_type type;
4094 	u32 addr;
4095 	u32 id;
4096 	enum ixgbe_sfp_type sfp_type;
4097 	bool sfp_setup_needed;
4098 	u32 revision;
4099 	enum ixgbe_media_type media_type;
4100 	u32 phy_semaphore_mask;
4101 	bool reset_disable;
4102 	ixgbe_autoneg_advertised autoneg_advertised;
4103 	ixgbe_link_speed speeds_supported;
4104 	ixgbe_link_speed eee_speeds_supported;
4105 	ixgbe_link_speed eee_speeds_advertised;
4106 	enum ixgbe_smart_speed smart_speed;
4107 	bool smart_speed_active;
4108 	bool multispeed_fiber;
4109 	bool reset_if_overtemp;
4110 	bool qsfp_shared_i2c_bus;
4111 	u32 nw_mng_if_sel;
4112 };
4113 
4114 #include "ixgbe_mbx.h"
4115 
4116 struct ixgbe_mbx_operations {
4117 	void (*init_params)(struct ixgbe_hw *hw);
4118 	s32  (*read)(struct ixgbe_hw *, u32 *, u16,  u16);
4119 	s32  (*write)(struct ixgbe_hw *, u32 *, u16, u16);
4120 	s32  (*read_posted)(struct ixgbe_hw *, u32 *, u16,  u16);
4121 	s32  (*write_posted)(struct ixgbe_hw *, u32 *, u16, u16);
4122 	s32  (*check_for_msg)(struct ixgbe_hw *, u16);
4123 	s32  (*check_for_ack)(struct ixgbe_hw *, u16);
4124 	s32  (*check_for_rst)(struct ixgbe_hw *, u16);
4125 };
4126 
4127 struct ixgbe_mbx_stats {
4128 	u32 msgs_tx;
4129 	u32 msgs_rx;
4130 
4131 	u32 acks;
4132 	u32 reqs;
4133 	u32 rsts;
4134 };
4135 
4136 struct ixgbe_mbx_info {
4137 	struct ixgbe_mbx_operations ops;
4138 	struct ixgbe_mbx_stats stats;
4139 	u32 timeout;
4140 	u32 usec_delay;
4141 	u32 v2p_mailbox;
4142 	u16 size;
4143 };
4144 
4145 struct ixgbe_hw {
4146 	u8 IOMEM *hw_addr;
4147 	void *back;
4148 	struct ixgbe_mac_info mac;
4149 	struct ixgbe_addr_filter_info addr_ctrl;
4150 	struct ixgbe_fc_info fc;
4151 	struct ixgbe_phy_info phy;
4152 	struct ixgbe_link_info link;
4153 	struct ixgbe_eeprom_info eeprom;
4154 	struct ixgbe_bus_info bus;
4155 	struct ixgbe_mbx_info mbx;
4156 	const u32 *mvals;
4157 	u16 device_id;
4158 	u16 vendor_id;
4159 	u16 subsystem_device_id;
4160 	u16 subsystem_vendor_id;
4161 	u8 revision_id;
4162 	bool adapter_stopped;
4163 	int api_version;
4164 	bool force_full_reset;
4165 	bool allow_unsupported_sfp;
4166 	bool wol_enabled;
4167 	bool need_crosstalk_fix;
4168 };
4169 
4170 #define ixgbe_call_func(hw, func, params, error) \
4171 		(func != NULL) ? func params : error
4172 
4173 
4174 /* Error Codes */
4175 #define IXGBE_SUCCESS				0
4176 #define IXGBE_ERR_EEPROM			-1
4177 #define IXGBE_ERR_EEPROM_CHECKSUM		-2
4178 #define IXGBE_ERR_PHY				-3
4179 #define IXGBE_ERR_CONFIG			-4
4180 #define IXGBE_ERR_PARAM				-5
4181 #define IXGBE_ERR_MAC_TYPE			-6
4182 #define IXGBE_ERR_UNKNOWN_PHY			-7
4183 #define IXGBE_ERR_LINK_SETUP			-8
4184 #define IXGBE_ERR_ADAPTER_STOPPED		-9
4185 #define IXGBE_ERR_INVALID_MAC_ADDR		-10
4186 #define IXGBE_ERR_DEVICE_NOT_SUPPORTED		-11
4187 #define IXGBE_ERR_MASTER_REQUESTS_PENDING	-12
4188 #define IXGBE_ERR_INVALID_LINK_SETTINGS		-13
4189 #define IXGBE_ERR_AUTONEG_NOT_COMPLETE		-14
4190 #define IXGBE_ERR_RESET_FAILED			-15
4191 #define IXGBE_ERR_SWFW_SYNC			-16
4192 #define IXGBE_ERR_PHY_ADDR_INVALID		-17
4193 #define IXGBE_ERR_I2C				-18
4194 #define IXGBE_ERR_SFP_NOT_SUPPORTED		-19
4195 #define IXGBE_ERR_SFP_NOT_PRESENT		-20
4196 #define IXGBE_ERR_SFP_NO_INIT_SEQ_PRESENT	-21
4197 #define IXGBE_ERR_NO_SAN_ADDR_PTR		-22
4198 #define IXGBE_ERR_FDIR_REINIT_FAILED		-23
4199 #define IXGBE_ERR_EEPROM_VERSION		-24
4200 #define IXGBE_ERR_NO_SPACE			-25
4201 #define IXGBE_ERR_OVERTEMP			-26
4202 #define IXGBE_ERR_FC_NOT_NEGOTIATED		-27
4203 #define IXGBE_ERR_FC_NOT_SUPPORTED		-28
4204 #define IXGBE_ERR_SFP_SETUP_NOT_COMPLETE	-30
4205 #define IXGBE_ERR_PBA_SECTION			-31
4206 #define IXGBE_ERR_INVALID_ARGUMENT		-32
4207 #define IXGBE_ERR_HOST_INTERFACE_COMMAND	-33
4208 #define IXGBE_ERR_OUT_OF_MEM			-34
4209 #define IXGBE_BYPASS_FW_WRITE_FAILURE		-35
4210 #define IXGBE_ERR_FEATURE_NOT_SUPPORTED		-36
4211 #define IXGBE_ERR_EEPROM_PROTECTED_REGION	-37
4212 #define IXGBE_ERR_FDIR_CMD_INCOMPLETE		-38
4213 #define IXGBE_ERR_FW_RESP_INVALID		-39
4214 #define IXGBE_ERR_TOKEN_RETRY			-40
4215 
4216 #define IXGBE_NOT_IMPLEMENTED			0x7FFFFFFF
4217 
4218 
4219 #define BYPASS_PAGE_CTL0	0x00000000
4220 #define BYPASS_PAGE_CTL1	0x40000000
4221 #define BYPASS_PAGE_CTL2	0x80000000
4222 #define BYPASS_PAGE_M		0xc0000000
4223 #define BYPASS_WE		0x20000000
4224 
4225 #define BYPASS_AUTO	0x0
4226 #define BYPASS_NOP	0x0
4227 #define BYPASS_NORM	0x1
4228 #define BYPASS_BYPASS	0x2
4229 #define BYPASS_ISOLATE	0x3
4230 
4231 #define BYPASS_EVENT_MAIN_ON	0x1
4232 #define BYPASS_EVENT_AUX_ON	0x2
4233 #define BYPASS_EVENT_MAIN_OFF	0x3
4234 #define BYPASS_EVENT_AUX_OFF	0x4
4235 #define BYPASS_EVENT_WDT_TO	0x5
4236 #define BYPASS_EVENT_USR	0x6
4237 
4238 #define BYPASS_MODE_OFF_M	0x00000003
4239 #define BYPASS_STATUS_OFF_M	0x0000000c
4240 #define BYPASS_AUX_ON_M		0x00000030
4241 #define BYPASS_MAIN_ON_M	0x000000c0
4242 #define BYPASS_MAIN_OFF_M	0x00000300
4243 #define BYPASS_AUX_OFF_M	0x00000c00
4244 #define BYPASS_WDTIMEOUT_M	0x00003000
4245 #define BYPASS_WDT_ENABLE_M	0x00004000
4246 #define BYPASS_WDT_VALUE_M	0x00070000
4247 
4248 #define BYPASS_MODE_OFF_SHIFT	0
4249 #define BYPASS_STATUS_OFF_SHIFT	2
4250 #define BYPASS_AUX_ON_SHIFT	4
4251 #define BYPASS_MAIN_ON_SHIFT	6
4252 #define BYPASS_MAIN_OFF_SHIFT	8
4253 #define BYPASS_AUX_OFF_SHIFT	10
4254 #define BYPASS_WDTIMEOUT_SHIFT	12
4255 #define BYPASS_WDT_ENABLE_SHIFT	14
4256 #define BYPASS_WDT_TIME_SHIFT	16
4257 
4258 #define BYPASS_WDT_1	0x0
4259 #define BYPASS_WDT_1_5	0x1
4260 #define BYPASS_WDT_2	0x2
4261 #define BYPASS_WDT_3	0x3
4262 #define BYPASS_WDT_4	0x4
4263 #define BYPASS_WDT_8	0x5
4264 #define BYPASS_WDT_16	0x6
4265 #define BYPASS_WDT_32	0x7
4266 #define BYPASS_WDT_OFF	0xffff
4267 
4268 #define BYPASS_CTL1_TIME_M	0x01ffffff
4269 #define BYPASS_CTL1_VALID_M	0x02000000
4270 #define BYPASS_CTL1_OFFTRST_M	0x04000000
4271 #define BYPASS_CTL1_WDT_PET_M	0x08000000
4272 
4273 #define BYPASS_CTL1_VALID	0x02000000
4274 #define BYPASS_CTL1_OFFTRST	0x04000000
4275 #define BYPASS_CTL1_WDT_PET	0x08000000
4276 
4277 #define BYPASS_CTL2_DATA_M	0x000000ff
4278 #define BYPASS_CTL2_OFFSET_M	0x0000ff00
4279 #define BYPASS_CTL2_RW_M	0x00010000
4280 #define BYPASS_CTL2_HEAD_M	0x0ff00000
4281 
4282 #define BYPASS_CTL2_OFFSET_SHIFT	8
4283 #define BYPASS_CTL2_HEAD_SHIFT		20
4284 
4285 #define BYPASS_CTL2_RW		0x00010000
4286 
4287 struct ixgbe_bypass_eeprom {
4288 	u32 logs;
4289 	u32 clear_off;
4290 	u8 actions;
4291 };
4292 
4293 #define BYPASS_MAX_LOGS		43
4294 #define BYPASS_LOG_SIZE		5
4295 #define BYPASS_LOG_LINE_SIZE	37
4296 
4297 #define BYPASS_EEPROM_VER_ADD	0x02
4298 
4299 #define BYPASS_LOG_TIME_M	0x01ffffff
4300 #define BYPASS_LOG_TIME_VALID_M	0x02000000
4301 #define BYPASS_LOG_HEAD_M	0x04000000
4302 #define BYPASS_LOG_CLEAR_M	0x08000000
4303 #define BYPASS_LOG_EVENT_M	0xf0000000
4304 #define BYPASS_LOG_ACTION_M	0x03
4305 
4306 #define BYPASS_LOG_EVENT_SHIFT	28
4307 #define BYPASS_LOG_CLEAR_SHIFT	24 /* bit offset */
4308 
4309 #define IXGBE_FUSES0_GROUP(_i)		(0x11158 + ((_i) * 4))
4310 #define IXGBE_FUSES0_300MHZ		(1 << 5)
4311 #define IXGBE_FUSES0_REV_MASK		(3 << 6)
4312 
4313 #define IXGBE_KRM_PORT_CAR_GEN_CTRL(P)	((P) ? 0x8010 : 0x4010)
4314 #define IXGBE_KRM_LINK_S1(P)		((P) ? 0x8200 : 0x4200)
4315 #define IXGBE_KRM_LINK_CTRL_1(P)	((P) ? 0x820C : 0x420C)
4316 #define IXGBE_KRM_AN_CNTL_1(P)		((P) ? 0x822C : 0x422C)
4317 #define IXGBE_KRM_AN_CNTL_4(P)		((P) ? 0x8238 : 0x4238)
4318 #define IXGBE_KRM_AN_CNTL_8(P)		((P) ? 0x8248 : 0x4248)
4319 #define IXGBE_KRM_PCS_KX_AN(P)		((P) ? 0x9918 : 0x5918)
4320 #define IXGBE_KRM_PCS_KX_AN_LP(P)	((P) ? 0x991C : 0x591C)
4321 #define IXGBE_KRM_SGMII_CTRL(P)		((P) ? 0x82A0 : 0x42A0)
4322 #define IXGBE_KRM_LP_BASE_PAGE_HIGH(P)	((P) ? 0x836C : 0x436C)
4323 #define IXGBE_KRM_DSP_TXFFE_STATE_4(P)	((P) ? 0x8634 : 0x4634)
4324 #define IXGBE_KRM_DSP_TXFFE_STATE_5(P)	((P) ? 0x8638 : 0x4638)
4325 #define IXGBE_KRM_RX_TRN_LINKUP_CTRL(P)	((P) ? 0x8B00 : 0x4B00)
4326 #define IXGBE_KRM_PMD_DFX_BURNIN(P)	((P) ? 0x8E00 : 0x4E00)
4327 #define IXGBE_KRM_PMD_FLX_MASK_ST20(P)	((P) ? 0x9054 : 0x5054)
4328 #define IXGBE_KRM_TX_COEFF_CTRL_1(P)	((P) ? 0x9520 : 0x5520)
4329 #define IXGBE_KRM_RX_ANA_CTL(P)		((P) ? 0x9A00 : 0x5A00)
4330 
4331 #define IXGBE_KRM_PMD_FLX_MASK_ST20_SFI_10G_DA		~(0x3 << 20)
4332 #define IXGBE_KRM_PMD_FLX_MASK_ST20_SFI_10G_SR		(1u << 20)
4333 #define IXGBE_KRM_PMD_FLX_MASK_ST20_SFI_10G_LR		(0x2 << 20)
4334 #define IXGBE_KRM_PMD_FLX_MASK_ST20_SGMII_EN		(1u << 25)
4335 #define IXGBE_KRM_PMD_FLX_MASK_ST20_AN37_EN		(1u << 26)
4336 #define IXGBE_KRM_PMD_FLX_MASK_ST20_AN_EN		(1u << 27)
4337 #define IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_10M		~(0x7 << 28)
4338 #define IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_100M		(1u << 28)
4339 #define IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_1G		(0x2 << 28)
4340 #define IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_10G		(0x3 << 28)
4341 #define IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_AN		(0x4 << 28)
4342 #define IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_2_5G		(0x7 << 28)
4343 #define IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_MASK		(0x7 << 28)
4344 #define IXGBE_KRM_PMD_FLX_MASK_ST20_FW_AN_RESTART	(1u << 31)
4345 
4346 #define IXGBE_KRM_PORT_CAR_GEN_CTRL_NELB_32B		(1 << 9)
4347 #define IXGBE_KRM_PORT_CAR_GEN_CTRL_NELB_KRPCS		(1 << 11)
4348 
4349 #define IXGBE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_MASK	(0x7 << 8)
4350 #define IXGBE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_1G	(2 << 8)
4351 #define IXGBE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_10G	(4 << 8)
4352 #define IXGBE_KRM_LINK_CTRL_1_TETH_AN_SGMII_EN		(1 << 12)
4353 #define IXGBE_KRM_LINK_CTRL_1_TETH_AN_CLAUSE_37_EN	(1 << 13)
4354 #define IXGBE_KRM_LINK_CTRL_1_TETH_AN_FEC_REQ		(1 << 14)
4355 #define IXGBE_KRM_LINK_CTRL_1_TETH_AN_CAP_FEC		(1 << 15)
4356 #define IXGBE_KRM_LINK_CTRL_1_TETH_AN_CAP_KX		(1 << 16)
4357 #define IXGBE_KRM_LINK_CTRL_1_TETH_AN_CAP_KR		(1 << 18)
4358 #define IXGBE_KRM_LINK_CTRL_1_TETH_EEE_CAP_KX		(1 << 24)
4359 #define IXGBE_KRM_LINK_CTRL_1_TETH_EEE_CAP_KR		(1 << 26)
4360 #define IXGBE_KRM_LINK_S1_MAC_AN_COMPLETE		(1 << 28)
4361 #define IXGBE_KRM_LINK_CTRL_1_TETH_AN_ENABLE		(1 << 29)
4362 #define IXGBE_KRM_LINK_CTRL_1_TETH_AN_RESTART		(1 << 31)
4363 
4364 #define IXGBE_KRM_AN_CNTL_1_SYM_PAUSE			(1 << 28)
4365 #define IXGBE_KRM_AN_CNTL_1_ASM_PAUSE			(1 << 29)
4366 #define IXGBE_KRM_PCS_KX_AN_SYM_PAUSE			(1 << 1)
4367 #define IXGBE_KRM_PCS_KX_AN_ASM_PAUSE			(1 << 2)
4368 #define IXGBE_KRM_PCS_KX_AN_LP_SYM_PAUSE		(1 << 2)
4369 #define IXGBE_KRM_PCS_KX_AN_LP_ASM_PAUSE		(1 << 3)
4370 #define IXGBE_KRM_AN_CNTL_4_ECSR_AN37_OVER_73		(1 << 29)
4371 #define IXGBE_KRM_AN_CNTL_8_LINEAR			(1 << 0)
4372 #define IXGBE_KRM_AN_CNTL_8_LIMITING			(1 << 1)
4373 
4374 #define IXGBE_KRM_LP_BASE_PAGE_HIGH_SYM_PAUSE		(1 << 10)
4375 #define IXGBE_KRM_LP_BASE_PAGE_HIGH_ASM_PAUSE		(1 << 11)
4376 
4377 #define IXGBE_KRM_SGMII_CTRL_MAC_TAR_FORCE_100_D	(1 << 12)
4378 #define IXGBE_KRM_SGMII_CTRL_MAC_TAR_FORCE_10_D		(1 << 19)
4379 
4380 #define IXGBE_KRM_DSP_TXFFE_STATE_C0_EN			(1 << 6)
4381 #define IXGBE_KRM_DSP_TXFFE_STATE_CP1_CN1_EN		(1 << 15)
4382 #define IXGBE_KRM_DSP_TXFFE_STATE_CO_ADAPT_EN		(1 << 16)
4383 
4384 #define IXGBE_KRM_RX_TRN_LINKUP_CTRL_CONV_WO_PROTOCOL	(1 << 4)
4385 #define IXGBE_KRM_RX_TRN_LINKUP_CTRL_PROTOCOL_BYPASS	(1 << 2)
4386 
4387 #define IXGBE_KRM_PMD_DFX_BURNIN_TX_RX_KR_LB_MASK	(0x3 << 16)
4388 
4389 #define IXGBE_KRM_TX_COEFF_CTRL_1_CMINUS1_OVRRD_EN	(1 << 1)
4390 #define IXGBE_KRM_TX_COEFF_CTRL_1_CPLUS1_OVRRD_EN	(1 << 2)
4391 #define IXGBE_KRM_TX_COEFF_CTRL_1_CZERO_EN		(1 << 3)
4392 #define IXGBE_KRM_TX_COEFF_CTRL_1_OVRRD_EN		(1 << 31)
4393 
4394 #define IXGBE_SB_IOSF_INDIRECT_CTRL	0x00011144
4395 #define IXGBE_SB_IOSF_INDIRECT_DATA	0x00011148
4396 
4397 #define IXGBE_SB_IOSF_CTRL_ADDR_SHIFT		0
4398 #define IXGBE_SB_IOSF_CTRL_ADDR_MASK		0xFF
4399 #define IXGBE_SB_IOSF_CTRL_RESP_STAT_SHIFT	18
4400 #define IXGBE_SB_IOSF_CTRL_RESP_STAT_MASK	\
4401 				(0x3 << IXGBE_SB_IOSF_CTRL_RESP_STAT_SHIFT)
4402 #define IXGBE_SB_IOSF_CTRL_CMPL_ERR_SHIFT	20
4403 #define IXGBE_SB_IOSF_CTRL_CMPL_ERR_MASK	\
4404 				(0xFF << IXGBE_SB_IOSF_CTRL_CMPL_ERR_SHIFT)
4405 #define IXGBE_SB_IOSF_CTRL_TARGET_SELECT_SHIFT	28
4406 #define IXGBE_SB_IOSF_CTRL_TARGET_SELECT_MASK	0x7
4407 #define IXGBE_SB_IOSF_CTRL_BUSY_SHIFT		31
4408 #define IXGBE_SB_IOSF_CTRL_BUSY		(1 << IXGBE_SB_IOSF_CTRL_BUSY_SHIFT)
4409 #define IXGBE_SB_IOSF_TARGET_KR_PHY	0
4410 
4411 #define IXGBE_NW_MNG_IF_SEL		0x00011178
4412 #define IXGBE_NW_MNG_IF_SEL_MDIO_ACT	(1u << 1)
4413 #define IXGBE_NW_MNG_IF_SEL_MDIO_IF_MODE	(1u << 2)
4414 #define IXGBE_NW_MNG_IF_SEL_EN_SHARED_MDIO	(1u << 13)
4415 #define IXGBE_NW_MNG_IF_SEL_PHY_SPEED_10M	(1u << 17)
4416 #define IXGBE_NW_MNG_IF_SEL_PHY_SPEED_100M	(1u << 18)
4417 #define IXGBE_NW_MNG_IF_SEL_PHY_SPEED_1G	(1u << 19)
4418 #define IXGBE_NW_MNG_IF_SEL_PHY_SPEED_2_5G	(1u << 20)
4419 #define IXGBE_NW_MNG_IF_SEL_PHY_SPEED_10G	(1u << 21)
4420 #define IXGBE_NW_MNG_IF_SEL_SGMII_ENABLE	(1u << 25)
4421 #define IXGBE_NW_MNG_IF_SEL_INT_PHY_MODE (1 << 24) /* X552 reg field only */
4422 #define IXGBE_NW_MNG_IF_SEL_MDIO_PHY_ADD_SHIFT 3
4423 #define IXGBE_NW_MNG_IF_SEL_MDIO_PHY_ADD	\
4424 				(0x1F << IXGBE_NW_MNG_IF_SEL_MDIO_PHY_ADD_SHIFT)
4425 
4426 #endif /* _IXGBE_TYPE_H_ */
4427