Home
last modified time | relevance | path

Searched defs:status_reg (Results 1 – 12 of 12) sorted by relevance

/dragonfly/sys/dev/raid/twe/
H A Dtwe.c122 u_int32_t status_reg; in twe_setup() local
370 u_int32_t status_reg; in twe_intr() local
1119 u_int32_t status_reg; in twe_start() local
1186 u_int32_t status_reg; in twe_done() local
1271 u_int32_t status_reg; in twe_wait_status() local
1295 u_int32_t status_reg; in twe_drain_response_queue() local
1315 u_int32_t status_reg; in twe_soft_reset() local
1732 twe_check_bits(struct twe_softc *sc, u_int32_t status_reg) in twe_check_bits()
1903 u_int32_t status_reg; in twe_print_controller() local
/dragonfly/sys/dev/raid/twa/
H A Dtw_cl_misc.c243 TW_UINT32 status_reg; in tw_cli_drain_response_queue() local
274 TW_UINT32 status_reg; in tw_cli_find_response() local
443 TW_UINT32 status_reg; in tw_cli_poll_status() local
708 tw_cli_check_ctlr_state(struct tw_cli_ctlr_context *ctlr, TW_UINT32 status_reg) in tw_cli_check_ctlr_state()
874 TW_UINT32 status_reg; in tw_cl_print_ctlr_stats() local
H A Dtw_cl_intr.c69 TW_UINT32 status_reg; in tw_cl_interrupt() local
221 TW_UINT32 status_reg; in tw_cli_process_resp_intr() local
H A Dtw_cl_io.c172 TW_UINT32 status_reg; in tw_cli_submit_cmd() local
/dragonfly/sys/dev/drm/amd/display/dc/irq/
H A Dirq_service.h55 uint32_t status_reg; member
/dragonfly/sys/dev/drm/amd/display/dc/dcn10/
H A Ddcn10_dpp_cm.c664 uint32_t status_reg = 0; in dpp1_degamma_ram_inuse() local
754 uint32_t status_reg = 0; in dpp1_ingamma_ram_inuse() local
/dragonfly/sys/dev/drm/amd/amdgpu/
H A Dcik.c1299 u32 cntl_reg, u32 status_reg) in cik_set_uvd_clock()
H A Dvi.c719 u32 cntl_reg, u32 status_reg) in vi_set_uvd_clock()
/dragonfly/sys/dev/netif/ig_hal/
H A De1000_ich8lan.c2390 u16 status_reg = 0; in e1000_k1_gig_workaround_hv() local
2971 u16 status_reg = 0; in e1000_k1_workaround_lv() local
/dragonfly/sys/dev/raid/mrsas/
H A Dmrsas.c2312 u_int32_t host_diag, abs_state, status_reg, reset_adapter; in mrsas_reset_ctrl() local
/dragonfly/sys/dev/drm/radeon/
H A Devergreen.c1128 u32 cntl_reg, u32 status_reg) in sumo_set_uvd_clock()
H A Dcik.c9394 u32 cntl_reg, u32 status_reg) in cik_set_uvd_clock()