Home
last modified time | relevance | path

Searched defs:txsr (Results 1 – 25 of 632) sorted by relevance

12345678910>>...26

/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/arch/avr32/include/asm/
H A Dsdram.h36 uint8_t cas, twr, trc, trp, trcd, tras, txsr; member
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/arch/avr32/include/asm/
H A Dsdram.h36 uint8_t cas, twr, trc, trp, trcd, tras, txsr; member
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot-sam460ex/arch/avr32/include/asm/
H A Dsdram.h36 uint8_t cas, twr, trc, trp, trcd, tras, txsr; member
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/arch/avr32/include/asm/
H A Dsdram.h36 uint8_t cas, twr, trc, trp, trcd, tras, txsr; member
/dports/emulators/qemu/qemu-6.2.0/roms/u-boot-sam460ex/arch/avr32/include/asm/
H A Dsdram.h36 uint8_t cas, twr, trc, trp, trcd, tras, txsr; member
/dports/sysutils/u-boot-utilite/u-boot-2015.07/arch/avr32/include/asm/
H A Dsdram.h20 uint8_t cas, twr, trc, trp, trcd, tras, txsr; member
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot-sam460ex/arch/avr32/include/asm/
H A Dsdram.h36 uint8_t cas, twr, trc, trp, trcd, tras, txsr; member
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/arm/mach-sunxi/dram_timings/
H A Dh616_ddr3_1333.c34 u16 txsr = 4; /* ? */ in mctl_set_timing_params() local
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/arm/mach-sunxi/dram_timings/
H A Dh616_ddr3_1333.c34 u16 txsr = 4; /* ? */ in mctl_set_timing_params() local
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/arch/arm/mach-sunxi/dram_timings/
H A Dh616_ddr3_1333.c34 u16 txsr = 4; /* ? */ in mctl_set_timing_params() local
/dports/sysutils/u-boot-chip/u-boot-2021.07/arch/arm/mach-sunxi/dram_timings/
H A Dh616_ddr3_1333.c34 u16 txsr = 4; /* ? */ in mctl_set_timing_params() local
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/arch/arm/mach-sunxi/dram_timings/
H A Dh616_ddr3_1333.c34 u16 txsr = 4; /* ? */ in mctl_set_timing_params() local
/dports/sysutils/u-boot-sopine/u-boot-2021.07/arch/arm/mach-sunxi/dram_timings/
H A Dh616_ddr3_1333.c34 u16 txsr = 4; /* ? */ in mctl_set_timing_params() local
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/arch/arm/mach-sunxi/dram_timings/
H A Dh616_ddr3_1333.c34 u16 txsr = 4; /* ? */ in mctl_set_timing_params() local
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/arch/arm/mach-sunxi/dram_timings/
H A Dh616_ddr3_1333.c34 u16 txsr = 4; /* ? */ in mctl_set_timing_params() local
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/arch/arm/mach-sunxi/dram_timings/
H A Dh616_ddr3_1333.c34 u16 txsr = 4; /* ? */ in mctl_set_timing_params() local
/dports/sysutils/u-boot-bananapi/u-boot-2021.07/arch/arm/mach-sunxi/dram_timings/
H A Dh616_ddr3_1333.c34 u16 txsr = 4; /* ? */ in mctl_set_timing_params() local
/dports/sysutils/u-boot-sopine-spi/u-boot-2021.07/arch/arm/mach-sunxi/dram_timings/
H A Dh616_ddr3_1333.c34 u16 txsr = 4; /* ? */ in mctl_set_timing_params() local
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/arch/arm/mach-sunxi/dram_timings/
H A Dh616_ddr3_1333.c34 u16 txsr = 4; /* ? */ in mctl_set_timing_params() local
/dports/sysutils/u-boot-rpi-0-w/u-boot-2021.07/arch/arm/mach-sunxi/dram_timings/
H A Dh616_ddr3_1333.c34 u16 txsr = 4; /* ? */ in mctl_set_timing_params() local
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/arch/arm/mach-sunxi/dram_timings/
H A Dh616_ddr3_1333.c34 u16 txsr = 4; /* ? */ in mctl_set_timing_params() local
/dports/sysutils/u-boot-nanopi-neo/u-boot-2021.07/arch/arm/mach-sunxi/dram_timings/
H A Dh616_ddr3_1333.c34 u16 txsr = 4; /* ? */ in mctl_set_timing_params() local
/dports/sysutils/u-boot-nanopi-neo-air/u-boot-2021.07/arch/arm/mach-sunxi/dram_timings/
H A Dh616_ddr3_1333.c34 u16 txsr = 4; /* ? */ in mctl_set_timing_params() local
/dports/sysutils/u-boot-wandboard/u-boot-2021.07/arch/arm/mach-sunxi/dram_timings/
H A Dh616_ddr3_1333.c34 u16 txsr = 4; /* ? */ in mctl_set_timing_params() local
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/arch/arm/mach-sunxi/dram_timings/
H A Dh616_ddr3_1333.c34 u16 txsr = 4; /* ? */ in mctl_set_timing_params() local

12345678910>>...26