| /dports/sysutils/u-boot-orangepi-zero/u-boot-2021.07/arch/arm/mach-exynos/ |
| H A D | exynos5_setup.h | 622 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \ macro
794 #define CLK_DIV_TOP1_VAL 0x13100B00 macro
|
| /dports/sysutils/u-boot-orangepi-r1/u-boot-2021.07/arch/arm/mach-exynos/ |
| H A D | exynos5_setup.h | 622 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \ macro
794 #define CLK_DIV_TOP1_VAL 0x13100B00 macro
|
| /dports/sysutils/u-boot-orangepi-zero-plus/u-boot-2021.07/arch/arm/mach-exynos/ |
| H A D | exynos5_setup.h | 622 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \ macro
794 #define CLK_DIV_TOP1_VAL 0x13100B00 macro
|
| /dports/sysutils/u-boot-pine-h64/u-boot-2021.07/arch/arm/mach-exynos/ |
| H A D | exynos5_setup.h | 622 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \ macro
794 #define CLK_DIV_TOP1_VAL 0x13100B00 macro
|
| /dports/sysutils/u-boot-pcduino3/u-boot-2021.07/arch/arm/mach-exynos/ |
| H A D | exynos5_setup.h | 622 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \ macro
794 #define CLK_DIV_TOP1_VAL 0x13100B00 macro
|
| /dports/sysutils/u-boot-pine64/u-boot-2021.07/arch/arm/mach-exynos/ |
| H A D | exynos5_setup.h | 622 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \
794 #define CLK_DIV_TOP1_VAL 0x13100B00
|
| /dports/sysutils/u-boot-pinebook/u-boot-2021.07/arch/arm/mach-exynos/ |
| H A D | exynos5_setup.h | 622 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \ macro
794 #define CLK_DIV_TOP1_VAL 0x13100B00 macro
|
| /dports/sysutils/u-boot-pinebookpro/u-boot-2021.07/arch/arm/mach-exynos/ |
| H A D | exynos5_setup.h | 622 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \ macro
794 #define CLK_DIV_TOP1_VAL 0x13100B00 macro
|
| /dports/sysutils/u-boot-pine64-lts/u-boot-2021.07/arch/arm/mach-exynos/ |
| H A D | exynos5_setup.h | 622 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \ macro
794 #define CLK_DIV_TOP1_VAL 0x13100B00 macro
|
| /dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/arch/arm/mach-exynos/ |
| H A D | exynos5_setup.h | 622 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \ macro
794 #define CLK_DIV_TOP1_VAL 0x13100B00 macro
|
| /dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/arch/arm/mach-exynos/ |
| H A D | exynos5_setup.h | 622 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \ macro
794 #define CLK_DIV_TOP1_VAL 0x13100B00 macro
|
| /dports/sysutils/u-boot-nanopi-neo2/u-boot-2021.07/arch/arm/mach-exynos/ |
| H A D | exynos5_setup.h | 622 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \ macro
794 #define CLK_DIV_TOP1_VAL 0x13100B00 macro
|
| /dports/emulators/qemu/qemu-6.2.0/roms/u-boot/arch/arm/mach-exynos/ |
| H A D | exynos5_setup.h | 622 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \ macro
794 #define CLK_DIV_TOP1_VAL 0x13100B00 macro
|
| /dports/sysutils/u-boot-orangepi-pc2/u-boot-2021.07/arch/arm/mach-exynos/ |
| H A D | exynos5_setup.h | 622 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \ macro
794 #define CLK_DIV_TOP1_VAL 0x13100B00 macro
|
| /dports/sysutils/u-boot-orangepi-plus-2e/u-boot-2021.07/arch/arm/mach-exynos/ |
| H A D | exynos5_setup.h | 622 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \ macro
794 #define CLK_DIV_TOP1_VAL 0x13100B00 macro
|
| /dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/arch/arm/mach-exynos/ |
| H A D | exynos5_setup.h | 622 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \ macro
794 #define CLK_DIV_TOP1_VAL 0x13100B00 macro
|
| /dports/sysutils/u-boot-orangepi-pc/u-boot-2021.07/arch/arm/mach-exynos/ |
| H A D | exynos5_setup.h | 622 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \ macro
794 #define CLK_DIV_TOP1_VAL 0x13100B00 macro
|
| /dports/sysutils/u-boot-orangepi-one/u-boot-2021.07/arch/arm/mach-exynos/ |
| H A D | exynos5_setup.h | 622 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \ macro
794 #define CLK_DIV_TOP1_VAL 0x13100B00 macro
|
| /dports/sysutils/u-boot-orangepi-pc-plus/u-boot-2021.07/arch/arm/mach-exynos/ |
| H A D | exynos5_setup.h | 622 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \ macro
794 #define CLK_DIV_TOP1_VAL 0x13100B00 macro
|
| /dports/sysutils/u-boot-bananapi/u-boot-2021.07/arch/arm/mach-exynos/ |
| H A D | exynos5_setup.h | 622 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \ macro
794 #define CLK_DIV_TOP1_VAL 0x13100B00 macro
|
| /dports/sysutils/u-boot-utilite/u-boot-2015.07/arch/arm/cpu/armv7/exynos/ |
| H A D | exynos5_setup.h | 623 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \ macro
795 #define CLK_DIV_TOP1_VAL 0x13100B00 macro
|
| /dports/sysutils/u-boot-bananapim2/u-boot-2021.07/arch/arm/mach-exynos/ |
| H A D | exynos5_setup.h | 622 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \ macro
794 #define CLK_DIV_TOP1_VAL 0x13100B00 macro
|
| /dports/sysutils/u-boot-tools/u-boot-2020.07/arch/arm/mach-exynos/ |
| H A D | exynos5_setup.h | 622 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \ macro
794 #define CLK_DIV_TOP1_VAL 0x13100B00 macro
|
| /dports/sysutils/u-boot-beaglebone/u-boot-2021.07/arch/arm/mach-exynos/ |
| H A D | exynos5_setup.h | 622 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \ macro
794 #define CLK_DIV_TOP1_VAL 0x13100B00 macro
|
| /dports/sysutils/u-boot-sifive-fu540/u-boot-2021.07/arch/arm/mach-exynos/ |
| H A D | exynos5_setup.h | 622 #define CLK_DIV_TOP1_VAL ((ACLK_MIPI_HSI_TX_BASE_RATIO << 28) \ macro
794 #define CLK_DIV_TOP1_VAL 0x13100B00 macro
|