Home
last modified time | relevance | path

Searched refs:EPLL_CON0_VAL (Results 176 – 200 of 252) sorted by relevance

1234567891011

/dports/sysutils/u-boot-rockpro64/u-boot-2021.07/board/samsung/trats/
H A Dtrats.c347 writel(EPLL_CON0_VAL, (unsigned int)&clk->epll_con0); in board_clock_init()
/dports/sysutils/u-boot-sifive-fu540/u-boot-2021.07/board/samsung/trats/
H A Dtrats.c347 writel(EPLL_CON0_VAL, (unsigned int)&clk->epll_con0); in board_clock_init()
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot/board/samsung/trats/
H A Dtrats.c344 writel(EPLL_CON0_VAL, (unsigned int)&clk->epll_con0); in board_clock_init()
/dports/sysutils/u-boot-qemu-arm/u-boot-2021.07/board/samsung/trats/
H A Dtrats.c347 writel(EPLL_CON0_VAL, (unsigned int)&clk->epll_con0); in board_clock_init()
/dports/sysutils/u-boot-rpi/u-boot-2021.07/board/samsung/trats/
H A Dtrats.c347 writel(EPLL_CON0_VAL, (unsigned int)&clk->epll_con0); in board_clock_init()
/dports/sysutils/u-boot-pinebookpro/u-boot-2021.07/board/samsung/trats/
H A Dtrats.c347 writel(EPLL_CON0_VAL, (unsigned int)&clk->epll_con0); in board_clock_init()
/dports/sysutils/u-boot-rpi-arm64/u-boot-2021.07/board/samsung/trats/
H A Dtrats.c347 writel(EPLL_CON0_VAL, (unsigned int)&clk->epll_con0); in board_clock_init()
/dports/sysutils/u-boot-qemu-riscv64/u-boot-2021.07/board/samsung/trats/
H A Dtrats.c347 writel(EPLL_CON0_VAL, (unsigned int)&clk->epll_con0); in board_clock_init()
/dports/sysutils/u-boot-riotboard/u-boot-2021.07/board/samsung/trats/
H A Dtrats.c347 writel(EPLL_CON0_VAL, (unsigned int)&clk->epll_con0); in board_clock_init()
/dports/sysutils/u-boot-rpi2/u-boot-2021.07/board/samsung/trats/
H A Dtrats.c347 writel(EPLL_CON0_VAL, (unsigned int)&clk->epll_con0); in board_clock_init()
/dports/sysutils/u-boot-rock-pi-4/u-boot-2021.07/board/samsung/trats/
H A Dtrats.c347 writel(EPLL_CON0_VAL, (unsigned int)&clk->epll_con0); in board_clock_init()
/dports/sysutils/u-boot-rpi3/u-boot-2021.07/board/samsung/trats/
H A Dtrats.c347 writel(EPLL_CON0_VAL, (unsigned int)&clk->epll_con0); in board_clock_init()
/dports/sysutils/u-boot-rock64/u-boot-2021.07/board/samsung/trats/
H A Dtrats.c347 writel(EPLL_CON0_VAL, (unsigned int)&clk->epll_con0); in board_clock_init()
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/board/samsung/trats/
H A Dsetup.h260 #define EPLL_CON0_VAL SET_PLL(EPLL_MDIV, EPLL_PDIV, EPLL_SDIV) macro
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/board/samsung/trats/
H A Dsetup.h260 #define EPLL_CON0_VAL SET_PLL(EPLL_MDIV, EPLL_PDIV, EPLL_SDIV) macro
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/board/samsung/trats/
H A Dsetup.h260 #define EPLL_CON0_VAL SET_PLL(EPLL_MDIV, EPLL_PDIV, EPLL_SDIV) macro
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/board/samsung/trats/
H A Dsetup.h260 #define EPLL_CON0_VAL SET_PLL(EPLL_MDIV, EPLL_PDIV, EPLL_SDIV) macro
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/board/samsung/trats/
H A Dsetup.h260 #define EPLL_CON0_VAL SET_PLL(EPLL_MDIV, EPLL_PDIV, EPLL_SDIV) macro
/dports/sysutils/u-boot-wandboard/u-boot-2021.07/board/samsung/trats/
H A Dsetup.h260 #define EPLL_CON0_VAL SET_PLL(EPLL_MDIV, EPLL_PDIV, EPLL_SDIV) macro
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/board/samsung/trats/
H A Dsetup.h260 #define EPLL_CON0_VAL SET_PLL(EPLL_MDIV, EPLL_PDIV, EPLL_SDIV) macro
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/board/samsung/trats/
H A Dsetup.h260 #define EPLL_CON0_VAL SET_PLL(EPLL_MDIV, EPLL_PDIV, EPLL_SDIV) macro
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/board/samsung/trats/
H A Dsetup.h260 #define EPLL_CON0_VAL SET_PLL(EPLL_MDIV, EPLL_PDIV, EPLL_SDIV) macro
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/board/samsung/trats/
H A Dsetup.h260 #define EPLL_CON0_VAL SET_PLL(EPLL_MDIV, EPLL_PDIV, EPLL_SDIV) macro
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/board/samsung/trats/
H A Dsetup.h260 #define EPLL_CON0_VAL SET_PLL(EPLL_MDIV, EPLL_PDIV, EPLL_SDIV) macro
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/board/samsung/trats/
H A Dsetup.h260 #define EPLL_CON0_VAL SET_PLL(EPLL_MDIV, EPLL_PDIV, EPLL_SDIV) macro

1234567891011