Home
last modified time | relevance | path

Searched refs:TMU_PHY5_INQ_ADDR (Results 51 – 75 of 124) sorted by relevance

12345

/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot/include/net/pfe_eth/pfe/cbus/
H A Dtmu_csr.h122 #define TMU_PHY5_INQ_ADDR (TMU_CSR_BASE_ADDR + 0x148) macro
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/include/net/pfe_eth/pfe/cbus/
H A Dtmu_csr.h123 #define TMU_PHY5_INQ_ADDR (TMU_CSR_BASE_ADDR + 0x148) macro
/dports/sysutils/u-boot-rpi-0-w/u-boot-2021.07/include/net/pfe_eth/pfe/cbus/
H A Dtmu_csr.h123 #define TMU_PHY5_INQ_ADDR (TMU_CSR_BASE_ADDR + 0x148) macro
/dports/sysutils/u-boot-pinebookpro/u-boot-2021.07/include/net/pfe_eth/pfe/cbus/
H A Dtmu_csr.h123 #define TMU_PHY5_INQ_ADDR (TMU_CSR_BASE_ADDR + 0x148) macro
/dports/sysutils/u-boot-rockpro64/u-boot-2021.07/include/net/pfe_eth/pfe/cbus/
H A Dtmu_csr.h123 #define TMU_PHY5_INQ_ADDR (TMU_CSR_BASE_ADDR + 0x148) macro
/dports/sysutils/u-boot-qemu-arm/u-boot-2021.07/include/net/pfe_eth/pfe/cbus/
H A Dtmu_csr.h123 #define TMU_PHY5_INQ_ADDR (TMU_CSR_BASE_ADDR + 0x148) macro
/dports/sysutils/u-boot-qemu-riscv64/u-boot-2021.07/include/net/pfe_eth/pfe/cbus/
H A Dtmu_csr.h123 #define TMU_PHY5_INQ_ADDR (TMU_CSR_BASE_ADDR + 0x148) macro
/dports/sysutils/u-boot-rpi-arm64/u-boot-2021.07/include/net/pfe_eth/pfe/cbus/
H A Dtmu_csr.h123 #define TMU_PHY5_INQ_ADDR (TMU_CSR_BASE_ADDR + 0x148) macro
/dports/sysutils/u-boot-riotboard/u-boot-2021.07/include/net/pfe_eth/pfe/cbus/
H A Dtmu_csr.h123 #define TMU_PHY5_INQ_ADDR (TMU_CSR_BASE_ADDR + 0x148) macro
/dports/sysutils/u-boot-rock-pi-4/u-boot-2021.07/include/net/pfe_eth/pfe/cbus/
H A Dtmu_csr.h123 #define TMU_PHY5_INQ_ADDR (TMU_CSR_BASE_ADDR + 0x148) macro
/dports/sysutils/u-boot-rpi2/u-boot-2021.07/include/net/pfe_eth/pfe/cbus/
H A Dtmu_csr.h123 #define TMU_PHY5_INQ_ADDR (TMU_CSR_BASE_ADDR + 0x148) macro
/dports/sysutils/u-boot-rpi3/u-boot-2021.07/include/net/pfe_eth/pfe/cbus/
H A Dtmu_csr.h123 #define TMU_PHY5_INQ_ADDR (TMU_CSR_BASE_ADDR + 0x148) macro
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/drivers/net/pfe_eth/
H A Dpfe_hw.c878 writel(CBUS_VIRT_TO_PFE(UTIL_INQ_PKTPTR), TMU_PHY5_INQ_ADDR); in tmu_init()
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/drivers/net/pfe_eth/
H A Dpfe_hw.c878 writel(CBUS_VIRT_TO_PFE(UTIL_INQ_PKTPTR), TMU_PHY5_INQ_ADDR); in tmu_init()
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/net/pfe_eth/
H A Dpfe_hw.c880 writel(CBUS_VIRT_TO_PFE(UTIL_INQ_PKTPTR), TMU_PHY5_INQ_ADDR); in tmu_init()
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/drivers/net/pfe_eth/
H A Dpfe_hw.c880 writel(CBUS_VIRT_TO_PFE(UTIL_INQ_PKTPTR), TMU_PHY5_INQ_ADDR); in tmu_init()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot/drivers/net/pfe_eth/
H A Dpfe_hw.c878 writel(CBUS_VIRT_TO_PFE(UTIL_INQ_PKTPTR), TMU_PHY5_INQ_ADDR); in tmu_init()
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/drivers/net/pfe_eth/
H A Dpfe_hw.c880 writel(CBUS_VIRT_TO_PFE(UTIL_INQ_PKTPTR), TMU_PHY5_INQ_ADDR); in tmu_init()
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/net/pfe_eth/
H A Dpfe_hw.c880 writel(CBUS_VIRT_TO_PFE(UTIL_INQ_PKTPTR), TMU_PHY5_INQ_ADDR); in tmu_init()
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/drivers/net/pfe_eth/
H A Dpfe_hw.c880 writel(CBUS_VIRT_TO_PFE(UTIL_INQ_PKTPTR), TMU_PHY5_INQ_ADDR); in tmu_init()
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/net/pfe_eth/
H A Dpfe_hw.c880 writel(CBUS_VIRT_TO_PFE(UTIL_INQ_PKTPTR), TMU_PHY5_INQ_ADDR); in tmu_init()
/dports/sysutils/u-boot-sopine/u-boot-2021.07/drivers/net/pfe_eth/
H A Dpfe_hw.c880 writel(CBUS_VIRT_TO_PFE(UTIL_INQ_PKTPTR), TMU_PHY5_INQ_ADDR); in tmu_init()
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/net/pfe_eth/
H A Dpfe_hw.c880 writel(CBUS_VIRT_TO_PFE(UTIL_INQ_PKTPTR), TMU_PHY5_INQ_ADDR); in tmu_init()
/dports/sysutils/u-boot-rpi/u-boot-2021.07/drivers/net/pfe_eth/
H A Dpfe_hw.c880 writel(CBUS_VIRT_TO_PFE(UTIL_INQ_PKTPTR), TMU_PHY5_INQ_ADDR); in tmu_init()
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/net/pfe_eth/
H A Dpfe_hw.c880 writel(CBUS_VIRT_TO_PFE(UTIL_INQ_PKTPTR), TMU_PHY5_INQ_ADDR); in tmu_init()

12345