Home
last modified time | relevance | path

Searched refs:div_fsys3 (Results 51 – 75 of 315) sorted by relevance

12345678910>>...13

/dports/sysutils/u-boot-sifive-fu540/u-boot-2021.07/arch/arm/mach-exynos/
H A Dclock_init_exynos4.c71 writel(CLK_DIV_FSYS3_VAL, &clk->div_fsys3); in system_clock_init()
/dports/sysutils/u-boot-rpi4/u-boot-2021.07/arch/arm/mach-exynos/
H A Dclock_init_exynos4.c71 writel(CLK_DIV_FSYS3_VAL, &clk->div_fsys3); in system_clock_init()
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot/arch/arm/mach-exynos/
H A Dclock_init_exynos4.c71 writel(CLK_DIV_FSYS3_VAL, &clk->div_fsys3); in system_clock_init()
/dports/sysutils/u-boot-qemu-riscv64/u-boot-2021.07/arch/arm/mach-exynos/
H A Dclock_init_exynos4.c71 writel(CLK_DIV_FSYS3_VAL, &clk->div_fsys3); in system_clock_init()
/dports/sysutils/u-boot-qemu-arm/u-boot-2021.07/arch/arm/mach-exynos/
H A Dclock_init_exynos4.c71 writel(CLK_DIV_FSYS3_VAL, &clk->div_fsys3); in system_clock_init()
/dports/sysutils/u-boot-rpi/u-boot-2021.07/arch/arm/mach-exynos/
H A Dclock_init_exynos4.c71 writel(CLK_DIV_FSYS3_VAL, &clk->div_fsys3); in system_clock_init()
/dports/sysutils/u-boot-rpi-arm64/u-boot-2021.07/arch/arm/mach-exynos/
H A Dclock_init_exynos4.c71 writel(CLK_DIV_FSYS3_VAL, &clk->div_fsys3); in system_clock_init()
/dports/sysutils/u-boot-rpi2/u-boot-2021.07/arch/arm/mach-exynos/
H A Dclock_init_exynos4.c71 writel(CLK_DIV_FSYS3_VAL, &clk->div_fsys3); in system_clock_init()
/dports/sysutils/u-boot-riotboard/u-boot-2021.07/arch/arm/mach-exynos/
H A Dclock_init_exynos4.c71 writel(CLK_DIV_FSYS3_VAL, &clk->div_fsys3); in system_clock_init()
/dports/sysutils/u-boot-rock-pi-4/u-boot-2021.07/arch/arm/mach-exynos/
H A Dclock_init_exynos4.c71 writel(CLK_DIV_FSYS3_VAL, &clk->div_fsys3); in system_clock_init()
/dports/sysutils/u-boot-rpi3/u-boot-2021.07/arch/arm/mach-exynos/
H A Dclock_init_exynos4.c71 writel(CLK_DIV_FSYS3_VAL, &clk->div_fsys3); in system_clock_init()
/dports/sysutils/u-boot-rock64/u-boot-2021.07/arch/arm/mach-exynos/
H A Dclock_init_exynos4.c71 writel(CLK_DIV_FSYS3_VAL, &clk->div_fsys3); in system_clock_init()
/dports/sysutils/u-boot-rpi3-32/u-boot-2021.07/arch/arm/mach-exynos/
H A Dclock_init_exynos4.c71 writel(CLK_DIV_FSYS3_VAL, &clk->div_fsys3); in system_clock_init()
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/arch/arm/mach-exynos/
H A Dclock.c815 ratio = readl(&clk->div_fsys3); in exynos4_get_mmc_clk()
816 pre_ratio = readl(&clk->div_fsys3); in exynos4_get_mmc_clk()
852 addr = (unsigned int)&clk->div_fsys3; in exynos4_set_mmc_clk()
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/arm/mach-exynos/
H A Dclock.c816 ratio = readl(&clk->div_fsys3); in exynos4_get_mmc_clk()
817 pre_ratio = readl(&clk->div_fsys3); in exynos4_get_mmc_clk()
853 addr = (unsigned int)&clk->div_fsys3; in exynos4_set_mmc_clk()
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/arch/arm/mach-exynos/
H A Dclock.c816 ratio = readl(&clk->div_fsys3); in exynos4_get_mmc_clk()
817 pre_ratio = readl(&clk->div_fsys3); in exynos4_get_mmc_clk()
853 addr = (unsigned int)&clk->div_fsys3; in exynos4_set_mmc_clk()
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/arch/arm/mach-exynos/
H A Dclock.c816 ratio = readl(&clk->div_fsys3); in exynos4_get_mmc_clk()
817 pre_ratio = readl(&clk->div_fsys3); in exynos4_get_mmc_clk()
853 addr = (unsigned int)&clk->div_fsys3; in exynos4_set_mmc_clk()
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/arm/mach-exynos/
H A Dclock.c816 ratio = readl(&clk->div_fsys3); in exynos4_get_mmc_clk()
817 pre_ratio = readl(&clk->div_fsys3); in exynos4_get_mmc_clk()
853 addr = (unsigned int)&clk->div_fsys3; in exynos4_set_mmc_clk()
/dports/sysutils/u-boot-chip/u-boot-2021.07/arch/arm/mach-exynos/
H A Dclock.c816 ratio = readl(&clk->div_fsys3); in exynos4_get_mmc_clk()
817 pre_ratio = readl(&clk->div_fsys3); in exynos4_get_mmc_clk()
853 addr = (unsigned int)&clk->div_fsys3; in exynos4_set_mmc_clk()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot/arch/arm/mach-exynos/
H A Dclock.c815 ratio = readl(&clk->div_fsys3); in exynos4_get_mmc_clk()
816 pre_ratio = readl(&clk->div_fsys3); in exynos4_get_mmc_clk()
852 addr = (unsigned int)&clk->div_fsys3; in exynos4_set_mmc_clk()
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/arch/arm/mach-exynos/
H A Dclock.c816 ratio = readl(&clk->div_fsys3); in exynos4_get_mmc_clk()
817 pre_ratio = readl(&clk->div_fsys3); in exynos4_get_mmc_clk()
853 addr = (unsigned int)&clk->div_fsys3; in exynos4_set_mmc_clk()
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/arch/arm/mach-exynos/
H A Dclock.c816 ratio = readl(&clk->div_fsys3); in exynos4_get_mmc_clk()
817 pre_ratio = readl(&clk->div_fsys3); in exynos4_get_mmc_clk()
853 addr = (unsigned int)&clk->div_fsys3; in exynos4_set_mmc_clk()
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/arch/arm/mach-exynos/
H A Dclock.c816 ratio = readl(&clk->div_fsys3); in exynos4_get_mmc_clk()
817 pre_ratio = readl(&clk->div_fsys3); in exynos4_get_mmc_clk()
853 addr = (unsigned int)&clk->div_fsys3; in exynos4_set_mmc_clk()
/dports/sysutils/u-boot-bananapi/u-boot-2021.07/arch/arm/mach-exynos/
H A Dclock.c816 ratio = readl(&clk->div_fsys3); in exynos4_get_mmc_clk()
817 pre_ratio = readl(&clk->div_fsys3); in exynos4_get_mmc_clk()
853 addr = (unsigned int)&clk->div_fsys3; in exynos4_set_mmc_clk()
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/arch/arm/mach-exynos/
H A Dclock.c816 ratio = readl(&clk->div_fsys3); in exynos4_get_mmc_clk()
817 pre_ratio = readl(&clk->div_fsys3); in exynos4_get_mmc_clk()
853 addr = (unsigned int)&clk->div_fsys3; in exynos4_set_mmc_clk()

12345678910>>...13