/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/test/CodeGen/RISCV/ |
H A D | select-optimize-multiple.mir | 29 - { id: 0, class: gpr } 30 - { id: 1, class: gpr } 31 - { id: 2, class: gpr } 32 - { id: 3, class: gpr } 33 - { id: 4, class: gpr } 34 - { id: 5, class: gpr } 137 %3:gpr = COPY $x13 138 %2:gpr = COPY $x12 139 %1:gpr = COPY $x11 140 %0:gpr = COPY $x10 [all …]
|
/dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/test/CodeGen/RISCV/ |
H A D | select-optimize-multiple.mir | 29 - { id: 0, class: gpr } 30 - { id: 1, class: gpr } 31 - { id: 2, class: gpr } 32 - { id: 3, class: gpr } 33 - { id: 4, class: gpr } 34 - { id: 5, class: gpr } 137 %3:gpr = COPY $x13 138 %2:gpr = COPY $x12 139 %1:gpr = COPY $x11 140 %0:gpr = COPY $x10 [all …]
|
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/test/CodeGen/RISCV/ |
H A D | select-optimize-multiple.mir | 29 - { id: 0, class: gpr } 30 - { id: 1, class: gpr } 31 - { id: 2, class: gpr } 32 - { id: 3, class: gpr } 33 - { id: 4, class: gpr } 34 - { id: 5, class: gpr } 137 %3:gpr = COPY $x13 138 %2:gpr = COPY $x12 139 %1:gpr = COPY $x11 140 %0:gpr = COPY $x10 [all …]
|
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/test/CodeGen/RISCV/ |
H A D | select-optimize-multiple.mir | 29 - { id: 0, class: gpr } 30 - { id: 1, class: gpr } 31 - { id: 2, class: gpr } 32 - { id: 3, class: gpr } 33 - { id: 4, class: gpr } 34 - { id: 5, class: gpr } 137 %3:gpr = COPY $x13 138 %2:gpr = COPY $x12 139 %1:gpr = COPY $x11 140 %0:gpr = COPY $x10 [all …]
|
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/test/CodeGen/RISCV/ |
H A D | select-optimize-multiple.mir | 29 - { id: 0, class: gpr } 30 - { id: 1, class: gpr } 31 - { id: 2, class: gpr } 32 - { id: 3, class: gpr } 33 - { id: 4, class: gpr } 34 - { id: 5, class: gpr } 137 %3:gpr = COPY $x13 138 %2:gpr = COPY $x12 139 %1:gpr = COPY $x11 140 %0:gpr = COPY $x10 [all …]
|
/dports/graphics/llvm-mesa/llvm-13.0.1.src/test/CodeGen/RISCV/ |
H A D | select-optimize-multiple.mir | 29 - { id: 0, class: gpr } 30 - { id: 1, class: gpr } 31 - { id: 2, class: gpr } 32 - { id: 3, class: gpr } 33 - { id: 4, class: gpr } 34 - { id: 5, class: gpr } 137 %3:gpr = COPY $x13 138 %2:gpr = COPY $x12 139 %1:gpr = COPY $x11 140 %0:gpr = COPY $x10 [all …]
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/test/CodeGen/AArch64/GlobalISel/ |
H A D | select-arith-shifted-reg.mir | 20 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 21 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 44 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 45 %3:gpr(s64) = G_ADD %2, %4:gpr(s64) 66 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 67 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) 81 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 82 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 105 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 128 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) [all …]
|
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/test/CodeGen/AArch64/GlobalISel/ |
H A D | select-arith-shifted-reg.mir | 20 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 21 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 44 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 45 %3:gpr(s64) = G_ADD %2, %4:gpr(s64) 66 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 67 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) 81 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 82 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 105 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 128 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) [all …]
|
/dports/devel/llvm10/llvm-10.0.1.src/test/CodeGen/AArch64/GlobalISel/ |
H A D | select-arith-shifted-reg.mir | 20 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 21 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 44 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 45 %3:gpr(s64) = G_ADD %2, %4:gpr(s64) 66 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 67 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) 81 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 82 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 105 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 128 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) [all …]
|
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/test/CodeGen/AArch64/GlobalISel/ |
H A D | select-arith-shifted-reg.mir | 20 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 21 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 44 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 45 %3:gpr(s64) = G_ADD %2, %4:gpr(s64) 66 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 67 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) 81 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 82 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 105 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 128 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) [all …]
|
/dports/graphics/llvm-mesa/llvm-13.0.1.src/test/CodeGen/AArch64/GlobalISel/ |
H A D | select-arith-shifted-reg.mir | 20 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 21 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 44 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 45 %3:gpr(s64) = G_ADD %2, %4:gpr(s64) 66 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 67 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) 81 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 82 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 105 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 128 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) [all …]
|
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/test/CodeGen/AArch64/GlobalISel/ |
H A D | select-arith-shifted-reg.mir | 20 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 21 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 44 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 45 %3:gpr(s64) = G_ADD %2, %4:gpr(s64) 66 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 67 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) 81 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 82 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 105 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 128 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) [all …]
|
/dports/devel/llvm11/llvm-11.0.1.src/test/CodeGen/AArch64/GlobalISel/ |
H A D | select-arith-shifted-reg.mir | 20 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 21 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 44 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 45 %3:gpr(s64) = G_ADD %2, %4:gpr(s64) 66 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 67 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) 81 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 82 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 105 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 128 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) [all …]
|
/dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/test/CodeGen/AArch64/GlobalISel/ |
H A D | select-arith-shifted-reg.mir | 20 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 21 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 44 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 45 %3:gpr(s64) = G_ADD %2, %4:gpr(s64) 66 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 67 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) 81 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 82 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 105 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 128 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) [all …]
|
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/test/CodeGen/AArch64/GlobalISel/ |
H A D | select-arith-shifted-reg.mir | 20 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 21 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 44 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 45 %3:gpr(s64) = G_ADD %2, %4:gpr(s64) 66 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 67 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) 81 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 82 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 105 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 128 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) [all …]
|
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/test/CodeGen/AArch64/GlobalISel/ |
H A D | select-arith-shifted-reg.mir | 20 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 21 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 44 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 45 %3:gpr(s64) = G_ADD %2, %4:gpr(s64) 66 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 67 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) 81 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 82 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 105 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 128 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) [all …]
|
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/test/CodeGen/AArch64/GlobalISel/ |
H A D | select-arith-shifted-reg.mir | 20 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 21 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 44 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 45 %3:gpr(s64) = G_ADD %2, %4:gpr(s64) 66 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 67 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) 81 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 82 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 105 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 128 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) [all …]
|
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/test/CodeGen/AArch64/GlobalISel/ |
H A D | select-arith-shifted-reg.mir | 20 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 21 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 44 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 45 %3:gpr(s64) = G_ADD %2, %4:gpr(s64) 66 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 67 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) 81 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 82 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 105 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 128 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) [all …]
|
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/test/CodeGen/AArch64/GlobalISel/ |
H A D | select-arith-shifted-reg.mir | 20 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 21 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 44 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 45 %3:gpr(s64) = G_ADD %2, %4:gpr(s64) 66 %2:gpr(s64) = G_SHL %0, %1:gpr(s64) 67 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) 81 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 82 %3:gpr(s64) = G_ADD %0, %2:gpr(s64) 105 %2:gpr(s64) = G_LSHR %0, %1:gpr(s64) 128 %3:gpr(s64) = G_SUB %0, %2:gpr(s64) [all …]
|
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/test/CodeGen/RISCV/ |
H A D | select-optimize-multiple.mir | 25 - { id: 0, class: gpr } 26 - { id: 1, class: gpr } 27 - { id: 2, class: gpr } 28 - { id: 3, class: gpr } 29 - { id: 4, class: gpr } 89 %3:gpr = COPY $x13 90 %2:gpr = COPY $x12 91 %1:gpr = COPY $x11 92 %0:gpr = COPY $x10 94 %6:gpr = COPY $x0 [all …]
|
/dports/devel/llvm11/llvm-11.0.1.src/test/CodeGen/RISCV/ |
H A D | select-optimize-multiple.mir | 25 - { id: 0, class: gpr } 26 - { id: 1, class: gpr } 27 - { id: 2, class: gpr } 28 - { id: 3, class: gpr } 29 - { id: 4, class: gpr } 89 %3:gpr = COPY $x13 90 %2:gpr = COPY $x12 91 %1:gpr = COPY $x11 92 %0:gpr = COPY $x10 94 %6:gpr = COPY $x0 [all …]
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/test/CodeGen/RISCV/ |
H A D | select-optimize-multiple.mir | 25 - { id: 0, class: gpr } 26 - { id: 1, class: gpr } 27 - { id: 2, class: gpr } 28 - { id: 3, class: gpr } 29 - { id: 4, class: gpr } 89 %3:gpr = COPY $x13 90 %2:gpr = COPY $x12 91 %1:gpr = COPY $x11 92 %0:gpr = COPY $x10 94 %6:gpr = COPY $x0 [all …]
|
/dports/emulators/qemu/qemu-6.2.0/linux-user/hexagon/ |
H A D | signal.c | 82 __put_user(env->gpr[HEX_REG_R00], &sc->r0); in setup_sigcontext() 83 __put_user(env->gpr[HEX_REG_R01], &sc->r1); in setup_sigcontext() 84 __put_user(env->gpr[HEX_REG_R02], &sc->r2); in setup_sigcontext() 85 __put_user(env->gpr[HEX_REG_R03], &sc->r3); in setup_sigcontext() 86 __put_user(env->gpr[HEX_REG_R04], &sc->r4); in setup_sigcontext() 172 env->gpr[HEX_REG_PC] = ka->_sa_handler; in setup_rt_frame() 173 env->gpr[HEX_REG_SP] = frame_addr; in setup_rt_frame() 174 env->gpr[HEX_REG_R00] = sig; in setup_rt_frame() 175 env->gpr[HEX_REG_R01] = in setup_rt_frame() 177 env->gpr[HEX_REG_R02] = in setup_rt_frame() [all …]
|
/dports/emulators/qemu60/qemu-6.0.0/linux-user/hexagon/ |
H A D | signal.c | 81 __put_user(env->gpr[HEX_REG_R00], &sc->r0); in setup_sigcontext() 82 __put_user(env->gpr[HEX_REG_R01], &sc->r1); in setup_sigcontext() 83 __put_user(env->gpr[HEX_REG_R02], &sc->r2); in setup_sigcontext() 84 __put_user(env->gpr[HEX_REG_R03], &sc->r3); in setup_sigcontext() 166 env->gpr[HEX_REG_PC] = ka->_sa_handler; in setup_rt_frame() 167 env->gpr[HEX_REG_SP] = frame_addr; in setup_rt_frame() 168 env->gpr[HEX_REG_R00] = sig; in setup_rt_frame() 169 env->gpr[HEX_REG_R01] = in setup_rt_frame() 171 env->gpr[HEX_REG_R02] = in setup_rt_frame() 173 env->gpr[HEX_REG_LR] = in setup_rt_frame() [all …]
|
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/linux-user/hexagon/ |
H A D | signal.c | 82 __put_user(env->gpr[HEX_REG_R00], &sc->r0); in setup_sigcontext() 83 __put_user(env->gpr[HEX_REG_R01], &sc->r1); in setup_sigcontext() 84 __put_user(env->gpr[HEX_REG_R02], &sc->r2); in setup_sigcontext() 85 __put_user(env->gpr[HEX_REG_R03], &sc->r3); in setup_sigcontext() 167 env->gpr[HEX_REG_PC] = ka->_sa_handler; in setup_rt_frame() 168 env->gpr[HEX_REG_SP] = frame_addr; in setup_rt_frame() 169 env->gpr[HEX_REG_R00] = sig; in setup_rt_frame() 170 env->gpr[HEX_REG_R01] = in setup_rt_frame() 172 env->gpr[HEX_REG_R02] = in setup_rt_frame() 174 env->gpr[HEX_REG_LR] = in setup_rt_frame() [all …]
|