/dports/sysutils/u-boot-qemu-riscv64/u-boot-2021.07/board/ti/ks2_evm/ |
H A D | ddr3_k2g.c | 17 .pllcr = 0x000DC000ul, 57 .pllcr = 0x000DC000ul, 118 .pllcr = 0x000DC000ul,
|
/dports/sysutils/u-boot-qemu-arm/u-boot-2021.07/board/ti/ks2_evm/ |
H A D | ddr3_k2g.c | 17 .pllcr = 0x000DC000ul, 57 .pllcr = 0x000DC000ul, 118 .pllcr = 0x000DC000ul,
|
/dports/sysutils/u-boot-rpi/u-boot-2021.07/board/ti/ks2_evm/ |
H A D | ddr3_k2g.c | 17 .pllcr = 0x000DC000ul, 57 .pllcr = 0x000DC000ul, 118 .pllcr = 0x000DC000ul,
|
/dports/sysutils/u-boot-pinebookpro/u-boot-2021.07/board/ti/ks2_evm/ |
H A D | ddr3_k2g.c | 17 .pllcr = 0x000DC000ul, 57 .pllcr = 0x000DC000ul, 118 .pllcr = 0x000DC000ul,
|
/dports/sysutils/u-boot-rpi-arm64/u-boot-2021.07/board/ti/ks2_evm/ |
H A D | ddr3_k2g.c | 17 .pllcr = 0x000DC000ul, 57 .pllcr = 0x000DC000ul, 118 .pllcr = 0x000DC000ul,
|
/dports/sysutils/u-boot-riotboard/u-boot-2021.07/board/ti/ks2_evm/ |
H A D | ddr3_k2g.c | 17 .pllcr = 0x000DC000ul, 57 .pllcr = 0x000DC000ul, 118 .pllcr = 0x000DC000ul,
|
/dports/sysutils/u-boot-rpi2/u-boot-2021.07/board/ti/ks2_evm/ |
H A D | ddr3_k2g.c | 17 .pllcr = 0x000DC000ul, 57 .pllcr = 0x000DC000ul, 118 .pllcr = 0x000DC000ul,
|
/dports/sysutils/u-boot-rpi3/u-boot-2021.07/board/ti/ks2_evm/ |
H A D | ddr3_k2g.c | 17 .pllcr = 0x000DC000ul, 57 .pllcr = 0x000DC000ul, 118 .pllcr = 0x000DC000ul,
|
/dports/sysutils/u-boot-rock-pi-4/u-boot-2021.07/board/ti/ks2_evm/ |
H A D | ddr3_k2g.c | 17 .pllcr = 0x000DC000ul, 57 .pllcr = 0x000DC000ul, 118 .pllcr = 0x000DC000ul,
|
/dports/sysutils/u-boot-rock64/u-boot-2021.07/board/ti/ks2_evm/ |
H A D | ddr3_k2g.c | 17 .pllcr = 0x000DC000ul, 57 .pllcr = 0x000DC000ul, 118 .pllcr = 0x000DC000ul,
|
/dports/sysutils/u-boot-pine64/u-boot-2021.07/board/ti/ks2_evm/ |
H A D | ddr3_k2g.c | 17 .pllcr = 0x000DC000ul, 57 .pllcr = 0x000DC000ul, 118 .pllcr = 0x000DC000ul,
|
/dports/games/libretro-mu/Mu-ff746b8/include/ |
H A D | dbvzTiming.c.h | 140 uint16_t pllcr = registerArrayRead16(PLLCR); in dmaclksPerClk32() local 147 if(pllcr & 0x0080) in dmaclksPerClk32() 151 if(pllcr & 0x0020) in dmaclksPerClk32()
|
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/board/ti/ks2_evm/ |
H A D | ddr3_cfg.c | 15 .pllcr = 0x0001C000ul,
|
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/board/ti/ks2_evm/ |
H A D | ddr3_cfg.c | 15 .pllcr = 0x0001C000ul,
|
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/board/ti/ks2_evm/ |
H A D | ddr3_cfg.c | 15 .pllcr = 0x0001C000ul,
|
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/board/ti/ks2_evm/ |
H A D | ddr3_cfg.c | 15 .pllcr = 0x0001C000ul,
|
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/board/ti/ks2_evm/ |
H A D | ddr3_cfg.c | 15 .pllcr = 0x0001C000ul,
|
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/board/ti/ks2_evm/ |
H A D | ddr3_cfg.c | 15 .pllcr = 0x0001C000ul,
|
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/board/ti/ks2_evm/ |
H A D | ddr3_cfg.c | 15 .pllcr = 0x0001C000ul,
|
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/board/ti/ks2_evm/ |
H A D | ddr3_cfg.c | 15 .pllcr = 0x0001C000ul,
|
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/board/ti/ks2_evm/ |
H A D | ddr3_cfg.c | 15 .pllcr = 0x0001C000ul,
|
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/board/ti/ks2_evm/ |
H A D | ddr3_cfg.c | 15 .pllcr = 0x0001C000ul,
|
/dports/sysutils/u-boot-sopine/u-boot-2021.07/board/ti/ks2_evm/ |
H A D | ddr3_cfg.c | 15 .pllcr = 0x0001C000ul,
|
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/board/ti/ks2_evm/ |
H A D | ddr3_cfg.c | 15 .pllcr = 0x0001C000ul,
|
/dports/sysutils/u-boot-rpi-0-w/u-boot-2021.07/board/ti/ks2_evm/ |
H A D | ddr3_cfg.c | 15 .pllcr = 0x0001C000ul,
|