/dports/devel/llvm11/llvm-11.0.1.src/test/CodeGen/AMDGPU/ |
H A D | schedule-regpressure-limit.ll | 163 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 500 store float %tmp154, float addrspace(1)* %tmp469, align 4
|
H A D | schedule-regpressure-limit3.ll | 162 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 499 store float %tmp154, float addrspace(1)* %tmp469, align 4
|
H A D | schedule-ilp.ll | 160 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 497 store float %tmp154, float addrspace(1)* %tmp469, align 4
|
/dports/devel/llvm10/llvm-10.0.1.src/test/CodeGen/AMDGPU/ |
H A D | schedule-ilp.ll | 160 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 497 store float %tmp154, float addrspace(1)* %tmp469, align 4
|
H A D | schedule-regpressure-limit.ll | 163 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 500 store float %tmp154, float addrspace(1)* %tmp469, align 4
|
H A D | schedule-regpressure-limit3.ll | 162 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 499 store float %tmp154, float addrspace(1)* %tmp469, align 4
|
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/test/CodeGen/AMDGPU/ |
H A D | schedule-ilp.ll | 160 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 497 store float %tmp154, float addrspace(1)* %tmp469, align 4
|
H A D | schedule-regpressure-limit.ll | 163 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 500 store float %tmp154, float addrspace(1)* %tmp469, align 4
|
H A D | schedule-regpressure-limit3.ll | 162 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 499 store float %tmp154, float addrspace(1)* %tmp469, align 4
|
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/test/CodeGen/AMDGPU/ |
H A D | schedule-regpressure-limit.ll | 163 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 500 store float %tmp154, float addrspace(1)* %tmp469, align 4
|
H A D | schedule-regpressure-limit3.ll | 162 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 499 store float %tmp154, float addrspace(1)* %tmp469, align 4
|
H A D | schedule-ilp.ll | 160 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 497 store float %tmp154, float addrspace(1)* %tmp469, align 4
|
/dports/graphics/llvm-mesa/llvm-13.0.1.src/test/CodeGen/AMDGPU/ |
H A D | schedule-regpressure-limit.ll | 163 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 500 store float %tmp154, float addrspace(1)* %tmp469, align 4
|
H A D | schedule-ilp.ll | 160 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 497 store float %tmp154, float addrspace(1)* %tmp469, align 4
|
H A D | schedule-regpressure-limit3.ll | 162 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 499 store float %tmp154, float addrspace(1)* %tmp469, align 4
|
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/test/CodeGen/AMDGPU/ |
H A D | schedule-regpressure-limit3.ll | 162 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 499 store float %tmp154, float addrspace(1)* %tmp469, align 4
|
H A D | schedule-regpressure-limit.ll | 163 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 500 store float %tmp154, float addrspace(1)* %tmp469, align 4
|
H A D | schedule-ilp.ll | 160 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 497 store float %tmp154, float addrspace(1)* %tmp469, align 4
|
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/test/CodeGen/AMDGPU/ |
H A D | schedule-regpressure-limit.ll | 163 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 500 store float %tmp154, float addrspace(1)* %tmp469, align 4
|
H A D | schedule-regpressure-limit3.ll | 162 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 499 store float %tmp154, float addrspace(1)* %tmp469, align 4
|
H A D | schedule-ilp.ll | 160 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 497 store float %tmp154, float addrspace(1)* %tmp469, align 4
|
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/test/CodeGen/AMDGPU/ |
H A D | schedule-regpressure-limit.ll | 163 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 500 store float %tmp154, float addrspace(1)* %tmp469, align 4
|
H A D | schedule-regpressure-limit3.ll | 162 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 499 store float %tmp154, float addrspace(1)* %tmp469, align 4
|
H A D | schedule-ilp.ll | 160 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 497 store float %tmp154, float addrspace(1)* %tmp469, align 4
|
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/test/CodeGen/AMDGPU/ |
H A D | schedule-regpressure-limit3.ll | 162 %tmp154 = tail call float @llvm.fmuladd.f32(float %tmp149, float %tmp151, float %tmp153) 499 store float %tmp154, float addrspace(1)* %tmp469, align 4
|