Home
last modified time | relevance | path

Searched refs:plane_state (Results 126 – 150 of 176) sorted by relevance

12345678

/linux/drivers/gpu/drm/omapdrm/
H A Domap_drv.c166 struct drm_plane_state *plane_state = in omap_atomic_update_normalize_zpos() local
169 if (IS_ERR(plane_state)) { in omap_atomic_update_normalize_zpos()
170 ret = PTR_ERR(plane_state); in omap_atomic_update_normalize_zpos()
173 states[n++] = plane_state; in omap_atomic_update_normalize_zpos()
/linux/drivers/gpu/drm/tiny/
H A Dsimpledrm.c624 struct drm_plane_state *plane_state = drm_atomic_get_new_plane_state(state, plane); in simpledrm_primary_plane_helper_atomic_update() local
626 struct drm_shadow_plane_state *shadow_plane_state = to_drm_shadow_plane_state(plane_state); in simpledrm_primary_plane_helper_atomic_update()
627 struct drm_framebuffer *fb = plane_state->fb; in simpledrm_primary_plane_helper_atomic_update()
641 drm_atomic_helper_damage_iter_init(&iter, old_plane_state, plane_state); in simpledrm_primary_plane_helper_atomic_update()
643 struct drm_rect dst_clip = plane_state->dst; in simpledrm_primary_plane_helper_atomic_update()
H A Dpanel-mipi-dbi.c192 struct drm_plane_state *plane_state) in panel_mipi_dbi_enable() argument
209 mipi_dbi_enable_flush(dbidev, crtc_state, plane_state); in panel_mipi_dbi_enable()
H A Dgm12u320.c554 struct drm_plane_state *plane_state) in gm12u320_pipe_enable() argument
558 struct drm_shadow_plane_state *shadow_plane_state = to_drm_shadow_plane_state(plane_state); in gm12u320_pipe_enable()
561 gm12u320_fb_mark_dirty(plane_state->fb, &shadow_plane_state->data[0], &rect); in gm12u320_pipe_enable()
H A Dbochs.c441 struct drm_plane_state *plane_state) in bochs_pipe_enable() argument
446 bochs_plane_update(bochs, plane_state); in bochs_pipe_enable()
/linux/drivers/gpu/drm/amd/display/dc/resource/dce110/
H A Ddce110_resource.c933 if (!pipe_ctx->plane_state) in is_surface_pixel_format_supported()
935 if (pipe_ctx->plane_state->format < SURFACE_PIXEL_FORMAT_VIDEO_BEGIN) in is_surface_pixel_format_supported()
1037 static enum dc_status dce110_validate_plane(const struct dc_plane_state *plane_state, in dce110_validate_plane() argument
1040 if (((plane_state->dst_rect.width * 2) < plane_state->src_rect.width) || in dce110_validate_plane()
1041 ((plane_state->dst_rect.height * 2) < plane_state->src_rect.height)) in dce110_validate_plane()
/linux/drivers/gpu/drm/amd/display/dc/
H A Ddc_dmub_srv.c775 reduce_fraction(subvp_pipe->plane_state->src_rect.height, subvp_pipe->plane_state->dst_rect.height, in populate_subvp_cmd_pipe_info()
971 int cur_layer = pipe_ctx->plane_state->layer_index; in dc_can_pipe_disable_cursor()
981 if (!test_pipe->plane_state->visible || test_pipe->plane_state->layer_index == cur_layer) in dc_can_pipe_disable_cursor()
995 if (split_pipe->plane_state->layer_index == test_pipe->plane_state->layer_index) { in dc_can_pipe_disable_cursor()
1012 if (pipe_ctx->plane_state != NULL) { in dc_dmub_should_update_cursor_data()
1013 if (pipe_ctx->plane_state->address.type == PLN_ADDR_TYPE_VIDEO_PROGRESSIVE) in dc_dmub_should_update_cursor_data()
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm.h920 struct drm_plane_state *plane_state);
931 struct drm_plane_state *plane_state,
H A Damdgpu_dm.c5042 switch (plane_state->color_encoding) { in fill_plane_color_attributes()
5073 const struct drm_plane_state *plane_state, in fill_dc_plane_info_and_addr() argument
5082 to_amdgpu_framebuffer(plane_state->fb); in fill_dc_plane_info_and_addr()
5190 struct drm_plane_state *plane_state, in fill_dc_plane_attributes() argument
5241 plane_state, in fill_dc_plane_attributes()
9561 struct drm_plane_state *plane_state; in dm_force_atomic_commit() local
9592 ret = PTR_ERR_OR_ZERO(plane_state); in dm_force_atomic_commit()
10431 *src_w = plane_state->src_h >> 16; in dm_get_oriented_plane_size()
10432 *src_h = plane_state->src_w >> 16; in dm_get_oriented_plane_size()
10437 *src_w = plane_state->src_w >> 16; in dm_get_oriented_plane_size()
[all …]
/linux/drivers/gpu/drm/imx/lcdc/
H A Dimx-lcdc.c191 struct drm_plane_state *plane_state) in imx_lcdc_pipe_enable() argument
208 bpp = imx_lcdc_get_format(plane_state->fb->format->format); in imx_lcdc_pipe_enable()
275 struct drm_plane_state *plane_state, in imx_lcdc_pipe_check() argument
/linux/drivers/gpu/drm/mgag200/
H A Dmgag200_mode.c507 struct drm_plane_state *plane_state = plane->state; in mgag200_primary_plane_helper_atomic_update() local
509 struct drm_shadow_plane_state *shadow_plane_state = to_drm_shadow_plane_state(plane_state); in mgag200_primary_plane_helper_atomic_update()
510 struct drm_framebuffer *fb = plane_state->fb; in mgag200_primary_plane_helper_atomic_update()
514 drm_atomic_helper_damage_iter_init(&iter, old_plane_state, plane_state); in mgag200_primary_plane_helper_atomic_update()
/linux/drivers/gpu/drm/amd/display/dc/dml2/
H A Ddml2_utils.c322 if (get_plane_id(in_ctx, context, context->res_ctx.pipe_ctx[dc_pipe_ctx_index].plane_state, in dml2_calculate_rq_and_dlg_params()
363 …x.pipe_ctx[dc_pipe_ctx_index].stream && context->res_ctx.pipe_ctx[dc_pipe_ctx_index].plane_state && in dml2_calculate_rq_and_dlg_params()
365 …res_ctx.pipe_ctx[dc_pipe_ctx_index].plane_state != context->res_ctx.pipe_ctx[dc_pipe_ctx_index].to… in dml2_calculate_rq_and_dlg_params()
538 if (get_plane_id(in_ctx, display_state, display_state->res_ctx.pipe_ctx[i].plane_state, in dml2_verify_det_buffer_configuration()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/
H A Ddcn20_fpu.c1065 if (context->res_ctx.pipe_ctx[i].plane_state) in decide_zstate_support()
1182 if (context->res_ctx.pipe_ctx[i].plane_state) in dcn20_calculate_dlg_params()
1426 == res_ctx->pipe_ctx[i].plane_state) { in dcn20_populate_dml_pipes_from_context()
1430 while (first_pipe->top_pipe && first_pipe->top_pipe->plane_state in dcn20_populate_dml_pipes_from_context()
1431 == res_ctx->pipe_ctx[i].plane_state) { in dcn20_populate_dml_pipes_from_context()
1537 if (res_ctx->pipe_ctx[i].plane_state && in dcn20_populate_dml_pipes_from_context()
1547 if (!res_ctx->pipe_ctx[i].plane_state) { in dcn20_populate_dml_pipes_from_context()
1586 struct dc_plane_state *pln = res_ctx->pipe_ctx[i].plane_state; in dcn20_populate_dml_pipes_from_context()
1656 while (split_pipe && split_pipe->plane_state == pln) { in dcn20_populate_dml_pipes_from_context()
1661 while (split_pipe && split_pipe->plane_state == pln) { in dcn20_populate_dml_pipes_from_context()
[all …]
/linux/drivers/gpu/drm/i915/display/
H A Dintel_fb.h85 int intel_plane_compute_gtt(struct intel_plane_state *plane_state);
/linux/drivers/gpu/drm/msm/disp/mdp5/
H A Dmdp5_crtc.c648 struct plane_state { struct
655 struct plane_state *pa = (struct plane_state *)a; in pstate_cmp() argument
656 struct plane_state *pb = (struct plane_state *)b; in pstate_cmp()
702 struct plane_state pstates[STAGE_MAX + 1]; in mdp5_crtc_atomic_check()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn10/
H A Ddcn10_resource.c1155 static enum dc_status dcn10_validate_plane(const struct dc_plane_state *plane_state, struct dc_caps… in dcn10_validate_plane() argument
1157 if (plane_state->format >= SURFACE_PIXEL_FORMAT_VIDEO_BEGIN in dcn10_validate_plane()
1159 && plane_state->src_rect.width > caps->max_video_width) in dcn10_validate_plane()
1223 static enum dc_status dcn10_patch_unknown_plane_state(struct dc_plane_state *plane_state) in dcn10_patch_unknown_plane_state() argument
1225 enum surface_pixel_format surf_pix_format = plane_state->format; in dcn10_patch_unknown_plane_state()
1235 plane_state->tiling_info.gfx9.swizzle = swizzle; in dcn10_patch_unknown_plane_state()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn35/
H A Ddcn35_hwseq.c923 && pipe_ctx->plane_state in dcn35_enable_plane()
924 && pipe_ctx->plane_state->flip_int_enabled in dcn35_enable_plane()
963 pipe_ctx->plane_state = NULL; in dcn35_plane_atomic_disable()
1079 if ((!cur_pipe->plane_state && new_pipe->plane_state) || in dcn35_calc_blocks_to_ungate()
1104 } else if (cur_pipe->plane_state == new_pipe->plane_state || in dcn35_calc_blocks_to_ungate()
/linux/drivers/gpu/drm/vkms/
H A Dvkms_composer.c234 struct vkms_plane_state **plane_state = crtc_state->active_planes; in check_iosys_map() local
238 if (iosys_map_is_null(&plane_state[i]->frame_info->map[0])) in check_iosys_map()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn20/
H A Ddcn20_resource.h167 enum dc_status dcn20_patch_unknown_plane_state(struct dc_plane_state *plane_state);
/linux/drivers/gpu/drm/tegra/
H A Dhub.c430 struct tegra_plane_state *plane_state = to_tegra_plane_state(new_plane_state); in tegra_shared_plane_atomic_check() local
432 struct tegra_bo_tiling *tiling = &plane_state->tiling; in tegra_shared_plane_atomic_check()
441 &plane_state->format, in tegra_shared_plane_atomic_check()
442 &plane_state->swap); in tegra_shared_plane_atomic_check()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn10/
H A Ddcn10_hwseq.h72 const struct dc_plane_state *plane_state);
/linux/drivers/gpu/drm/mxsfb/
H A Dmxsfb_kms.c524 struct drm_plane_state *plane_state = drm_atomic_get_new_plane_state(state, in mxsfb_plane_atomic_check() local
532 return drm_atomic_helper_check_plane_state(plane_state, crtc_state, in mxsfb_plane_atomic_check()
/linux/drivers/gpu/drm/panel/
H A Dpanel-ilitek-ili9341.c491 struct drm_plane_state *plane_state) in ili9341_dbi_enable() argument
574 mipi_dbi_enable_flush(dbidev, crtc_state, plane_state); in ili9341_dbi_enable()
/linux/drivers/gpu/drm/vc4/
H A Dvc4_hvs.c449 const struct drm_plane_state *plane_state; in vc4_hvs_atomic_check() local
459 drm_atomic_crtc_state_for_each_plane_state(plane, plane_state, crtc_state) in vc4_hvs_atomic_check()
460 dlist_count += vc4_plane_dlist_size(plane_state); in vc4_hvs_atomic_check()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn316/
H A Ddcn316_resource.c1675 if (pipe_cnt == 1 && pipe->plane_state && !dc->debug.disable_z9_mpc) { in dcn316_populate_dml_pipes_from_context()
1676 if (is_dual_plane(pipe->plane_state->format) in dcn316_populate_dml_pipes_from_context()
1677 && pipe->plane_state->src_rect.width <= 1920 && pipe->plane_state->src_rect.height <= 1080) { in dcn316_populate_dml_pipes_from_context()
1681 } else if (!is_dual_plane(pipe->plane_state->format)) { in dcn316_populate_dml_pipes_from_context()

12345678