Home
last modified time | relevance | path

Searched refs:b1 (Results 26 – 33 of 33) sorted by relevance

12

/qemu/hw/display/
H A Dcirrus_vga.c2226 int x, b0, b1; in vga_draw_cursor_line() local
2234 b1 = (plane1[x >> 3] >> (7 - (x & 7))) & 1; in vga_draw_cursor_line()
2235 switch (b0 | (b1 << 1)) { in vga_draw_cursor_line()
/qemu/target/xtensa/core-dsp3400/
H A Dgdb-config.c.inc312 XTREG(232,2045, 1, 1, 1,0x0011,0x0006,-2, 6,0x1010,b1,
/qemu/target/s390x/tcg/
H A Dmem_helper.c2446 uint32_t b1 = extract64(insn, 44, 4); in HELPER() local
2450 uint64_t a1 = wrap_address(env, (b1 ? env->regs[b1] : 0) + d1); in HELPER()
/qemu/target/ppc/translate/
H A Dvsx-impl.c.inc1636 TCGv_i64 a0, a1, b0, b1, tmp; \
1644 b1 = tcg_temp_new_i64(); \
1649 get_cpu_vsr(b1, xB(ctx->opcode), high); \
1654 tcg_gen_deposit_i64(tmp, b1, a1, 32, 32); \
/qemu/target/tricore/
H A Dtranslate.c2684 TCGv b1 = tcg_temp_new(); in gen_eqany_bi() local
2693 tcg_gen_andi_tl(b1, r1, 0xff00); in gen_eqany_bi()
2694 tcg_gen_setcondi_tl(TCG_COND_EQ, b1, b1, con & 0xff00); in gen_eqany_bi()
2705 tcg_gen_or_tl(ret, b0, b1); in gen_eqany_bi()
/qemu/target/loongarch/tcg/insn_trans/
H A Dtrans_vec.c.inc3517 uint64_t b0,b1,b2,b3,b4,b5,b6,b7;
3519 b1 = (t & 0x2) >> 1;
3532 (EXPAND_BYTE(b1) << 8) |
/qemu/disas/
H A Driscv.c2518 switch ((inst >> 12) & 0b1) { in decode_inst_opcode()
/qemu/tests/data/qobject/
H A Dqdict.txt1577 b1.c: 20917

12