Home
last modified time | relevance | path

Searched refs:load (Results 51 – 75 of 160) sorted by relevance

1234567

/qemu/docs/system/openrisc/
H A Dor1k-sim.rst18 to load a Linux kernel and optional disk image.
H A Dvirt.rst25 to load a Linux kernel and optional disk image. For example:
/qemu/scripts/coverage/
H A Dcompare_gcov_json.py42 data = json.load(f)
/qemu/qapi/
H A Djob.json26 # @snapshot-load: snapshot load job type, see "snapshot-load" (since
39 'snapshot-load', 'snapshot-save', 'snapshot-delete'] }
H A Dauthz.json77 # @filename: File name to load the configuration from. The file must
/qemu/docs/system/arm/
H A Dnrf.rst44 The Micro:bit machine can be started using the ``-device`` option to load a
H A Db-l475e-iot01a.rst41 option to load a firmware. Example:
H A Daspeed.rst95 to load a Linux kernel or from a firmware. Images can be downloaded from the
127 device by using the FMC controller to load the instructions, and
246 The Aspeed machines can be started using the ``-kernel`` to load a
H A Dstm32.rst64 The STM32 machines can be started using the ``-kernel`` option to load a
/qemu/host/include/aarch64/host/
H A Dstore-insert-al16.h.inc25 * arithmetic into the load-exclusive/store-conditional pair.
/qemu/scripts/
H A Dmtest2make.py40 introspect = json.load(sys.stdin)
H A Dmeson-buildoptions.py245 options = load_options(json.load(sys.stdin))
/qemu/hw/block/
H A Dswim.c150 static void swim_change_cb(void *opaque, bool load, Error **errp) in swim_change_cb() argument
154 if (!load) { in swim_change_cb()
/qemu/target/riscv/insn_trans/
H A Dtrans_rvv.c.inc261 * load check function.
265 * to load instructions.
315 * to load instructions.
620 *** unit stride load and store
683 /* masked unit stride load */
686 /* unmasked unit stride load */
760 *** unit stride mask load and store
803 *** stride load and store
904 *** index load and store
1043 *** unit stride fault-only-first load
[all …]
H A Dtrans_rvzawrs.c.inc33 /* Clear the load reservation (if any). */
/qemu/scripts/codeconverter/
H A Dconverter.py36 f.load()
/qemu/target/arm/tcg/
H A Dsme-fa64.decode49 FAIL 0-00 110- ---- ---- ---- ---- ---- ---- # Advanced SIMD structure load/store
/qemu/docs/system/
H A Dguest-loader.rst14 - load blobs (kernels and initial ram disks) into memory
/qemu/tcg/
H A Dtcg-ldst.c.inc2 * TCG Backend Data: load-store optimization only.
/qemu/include/block/
H A Dblock_int-global-state.h250 void blk_dev_change_media_cb(BlockBackend *blk, bool load, Error **errp);
/qemu/docs/devel/migration/
H A Dpostcopy.rst124 device load, and hence the device data has to be read from the stream completely
125 before the device load begins to free the stream up. This is achieved by
188 background page data (b) but if during a device load a fault happens (5)
190 threads device load to carry on.
/qemu/docs/devel/
H A Dtcg-plugins.rst18 to all load and store operations.
61 The core code will refuse to load a plugin that doesn't export a
149 Memory callbacks are called after a successful load or store.
531 # vCPU, vAddr, opcode, disassembly[, load/store, memory addr, device]...
535 0, 0xa18, 0xfff94803, "ldr r0, [pc, #0xc]", load, 0x00010a28, RAM
540 0, 0x10c8, 0xfff96c43, "ldr r3, [r0, #0x44]", load, 0x200000e4, RAM
H A Dmulti-process.rst180 progress cannot continue until the load has been emulated. By contrast,
636 MMIO type (e.g., load or store), and its length and data. It also
647 | type | e.g., load or store |
673 that a load to a device will not complete until all previous stores to
770 decremented. When the number is zero, and a non side-effect load was
771 waiting for posted stores to complete, the load is continued.
786 sending the load request to the emulation program. It will also specify
787 the size of load operations that are allowed.
814 This callback is invoked when the guest performs a load to the device.
820 ordering demands that a load cannot complete before all older stores to
/qemu/hw/net/
H A Dvhost_net.c300 if (net->nc->info->load) { in vhost_net_start_one()
301 r = net->nc->info->load(net->nc); in vhost_net_start_one()
/qemu/target/riscv/
H A Dinsn32.decode351 # Vector unit-stride load/store insns.
361 # Vector unit-stride mask load/store insns.
375 # Vector ordered-indexed and unordered-indexed load insns.
387 # Vector unit-stride fault-only-first load insns.

1234567