| /dports/devel/zpu-gcc/zpu-toolchain-1.0/toolchain/gdb/sim/arm/ |
| H A D | arminit.c | 293 case ARMul_ResetV: /* RESET */ in ARMul_Abort()
337 case ARMul_ResetV: state->EndCondition = RDIError_Reset; break; in ARMul_Abort()
|
| H A D | armos.c | 171 for (i = ARMul_ResetV; i <= ARMFIQV; i += 4) in ARMul_OSInit()
177 for (i = ARMul_ResetV; i <= ARMFIQV + 4; i += 4) in ARMul_OSInit()
|
| H A D | armdefs.h | 192 #define ARMul_ResetV ARMResetV macro
|
| H A D | wrapper.c | 282 for (i = ARMul_ResetV; i <= ARMFIQV; i += 4)
|
| H A D | armsupp.c | 719 ARMul_Abort (state, ARMul_ResetV); in IntPending()
|
| H A D | armemu.c | 401 ARMul_Abort (state, ARMul_ResetV); in ARMul_Emulate32()
|
| /dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/gdb/sim/arm/ |
| H A D | arminit.c | 293 case ARMul_ResetV: /* RESET */ in ARMul_Abort()
337 case ARMul_ResetV: state->EndCondition = RDIError_Reset; break; in ARMul_Abort()
|
| H A D | armos.c | 171 for (i = ARMul_ResetV; i <= ARMFIQV; i += 4) in ARMul_OSInit()
177 for (i = ARMul_ResetV; i <= ARMFIQV + 4; i += 4) in ARMul_OSInit()
|
| H A D | armdefs.h | 192 #define ARMul_ResetV ARMResetV macro
|
| H A D | wrapper.c | 282 for (i = ARMul_ResetV; i <= ARMFIQV; i += 4)
|
| H A D | armsupp.c | 719 ARMul_Abort (state, ARMul_ResetV); in IntPending()
|
| /dports/devel/avr-gdb/gdb-7.3.1/sim/arm/ |
| H A D | arminit.c | 297 case ARMul_ResetV: /* RESET */ in ARMul_Abort()
341 case ARMul_ResetV: state->EndCondition = RDIError_Reset; break; in ARMul_Abort()
|
| H A D | armos.c | 171 for (i = ARMul_ResetV; i <= ARMFIQV; i += 4) in ARMul_OSInit()
177 for (i = ARMul_ResetV; i <= ARMFIQV + 4; i += 4) in ARMul_OSInit()
|
| H A D | armdefs.h | 205 #define ARMul_ResetV ARMResetV macro
|
| H A D | wrapper.c | 281 for (i = ARMul_ResetV; i <= ARMFIQV; i += 4)
|
| H A D | armsupp.c | 719 ARMul_Abort (state, ARMul_ResetV); in IntPending()
|
| H A D | armemu.c | 606 ARMul_Abort (state, ARMul_ResetV); in ARMul_Emulate32()
|
| /dports/devel/gdb761/gdb-7.6.1/sim/arm/ |
| H A D | arminit.c | 296 case ARMul_ResetV: /* RESET */ in ARMul_Abort()
340 case ARMul_ResetV: state->EndCondition = RDIError_Reset; break; in ARMul_Abort()
|
| H A D | armos.c | 170 for (i = ARMul_ResetV; i <= ARMFIQV; i += 4) in ARMul_OSInit()
176 for (i = ARMul_ResetV; i <= ARMFIQV + 4; i += 4) in ARMul_OSInit()
|
| H A D | armdefs.h | 204 #define ARMul_ResetV ARMResetV macro
|
| H A D | wrapper.c | 283 for (i = ARMul_ResetV; i <= ARMFIQV; i += 4)
|
| H A D | armsupp.c | 718 ARMul_Abort (state, ARMul_ResetV); in IntPending()
|
| H A D | armemu.c | 605 ARMul_Abort (state, ARMul_ResetV); in ARMul_Emulate32()
|
| /dports/emulators/citra/citra-ac98458e0/src/core/arm/skyeye_common/ |
| H A D | armstate.h | 79 ARMul_ResetV = ARMResetV, enumerator
|
| /dports/emulators/citra-qt5/citra-ac98458e0/src/core/arm/skyeye_common/ |
| H A D | armstate.h | 79 ARMul_ResetV = ARMResetV, enumerator
|