Home
last modified time | relevance | path

Searched refs:Abc_Des_t (Results 1 – 7 of 7) sorted by relevance

/dports/cad/abc/abc-a4518e6f833885c905964f1233d11e5b941ec24c/src/base/abc/
H A DabcLib.c45 Abc_Des_t * Abc_DesCreate( char * pName ) in Abc_DesCreate()
47 Abc_Des_t * p; in Abc_DesCreate()
48 p = ABC_ALLOC( Abc_Des_t, 1 ); in Abc_DesCreate()
49 memset( p, 0, sizeof(Abc_Des_t) ); in Abc_DesCreate()
133 Abc_Des_t * Abc_DesDup( Abc_Des_t * p ) in Abc_DesDup()
135 Abc_Des_t * pNew; in Abc_DesDup()
165 Abc_Des_t * Abc_DesDupBlackboxes( Abc_Des_t * p, Abc_Ntk_t * pNtkSave ) in Abc_DesDupBlackboxes()
167 Abc_Des_t * pNew; in Abc_DesDupBlackboxes()
194 void Abc_DesPrint( Abc_Des_t * p ) in Abc_DesPrint()
269 Abc_Ntk_t * Abc_DesDeriveRoot( Abc_Des_t * p ) in Abc_DesDeriveRoot()
[all …]
H A DabcHie.c190 extern Abc_Des_t * Abc_DesDupBlackboxes( Abc_Des_t * p, Abc_Ntk_t * pNtkSave ); in Abc_NtkFlattenLogicHierarchy2()
516 extern Abc_Des_t * Abc_DesDupBlackboxes( Abc_Des_t * p, Abc_Ntk_t * pNtkSave ); in Abc_NtkFlattenLogicHierarchy()
693 Abc_Des_t * pDesign; in Abc_NtkInsertNewLogic()
H A Dabc.h114 typedef struct Abc_Des_t_ Abc_Des_t; typedef
180 Abc_Des_t * pDesign; // design (hierarchical networks only)
226 Abc_Des_t * pLibrary; // the library used to map this design
707 extern ABC_DLL Abc_Des_t * Abc_DesCreate( char * pName );
708 extern ABC_DLL void Abc_DesCleanManPointer( Abc_Des_t * p, void * pMan );
709 extern ABC_DLL void Abc_DesFree( Abc_Des_t * p, Abc_Ntk_t * pNtk );
710 extern ABC_DLL Abc_Des_t * Abc_DesDup( Abc_Des_t * p );
711 extern ABC_DLL void Abc_DesPrint( Abc_Des_t * p );
712 extern ABC_DLL int Abc_DesAddModel( Abc_Des_t * p, Abc_Ntk_t * pNtk );
714 extern ABC_DLL int Abc_DesFindTopLevelModels( Abc_Des_t * p );
[all …]
/dports/cad/abc/abc-a4518e6f833885c905964f1233d11e5b941ec24c/src/base/ver/
H A Dver.h60 Abc_Des_t * pDesign;
88 extern Abc_Des_t * Ver_ParseFile( char * pFileName, Abc_Des_t * pGateLib, int fCheck, int fUseMe…
H A DverCore.c54 static Ver_Man_t * Ver_ParseStart( char * pFileName, Abc_Des_t * pGateLib );
104 Ver_Man_t * Ver_ParseStart( char * pFileName, Abc_Des_t * pGateLib ) in Ver_ParseStart()
165 Abc_Des_t * Ver_ParseFile( char * pFileName, Abc_Des_t * pGateLib, int fCheck, int fUseMemMan ) in Ver_ParseFile()
168 Abc_Des_t * pDesign; in Ver_ParseFile()
/dports/cad/abc/abc-a4518e6f833885c905964f1233d11e5b941ec24c/src/base/io/
H A DioReadVerilog.c51 Abc_Des_t * pDesign; in Io_ReadVerilog()
H A DioReadBlifMv.c81 Abc_Des_t * pDesign; // the design under construction
105 static Abc_Des_t * Io_MvParse( Io_MvMan_t * p );
147 Abc_Des_t * pDesign = NULL; in Io_ReadBlifMv()
903 static Abc_Des_t * Io_MvParse( Io_MvMan_t * p ) in Io_MvParse()
905 Abc_Des_t * pDesign; in Io_MvParse()