Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_SDRAM_DSCD (Results 1 – 25 of 56) sorted by relevance

123

/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/arch/powerpc/cpu/mpc824x/
H A Dcpu_init.c294 #if defined(MIOCR2) && defined(CONFIG_SYS_SDRAM_DSCD) in cpu_init_f()
295 CONFIG_WRITE_BYTE(MIOCR2, CONFIG_SYS_SDRAM_DSCD); /* change memory input */ in cpu_init_f()
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/arch/powerpc/cpu/mpc824x/
H A Dcpu_init.c294 #if defined(MIOCR2) && defined(CONFIG_SYS_SDRAM_DSCD) in cpu_init_f()
295 CONFIG_WRITE_BYTE(MIOCR2, CONFIG_SYS_SDRAM_DSCD); /* change memory input */ in cpu_init_f()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/arch/powerpc/cpu/mpc824x/
H A Dcpu_init.c294 #if defined(MIOCR2) && defined(CONFIG_SYS_SDRAM_DSCD) in cpu_init_f()
295 CONFIG_WRITE_BYTE(MIOCR2, CONFIG_SYS_SDRAM_DSCD); /* change memory input */ in cpu_init_f()
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/arch/powerpc/cpu/mpc824x/
H A Dcpu_init.c294 #if defined(MIOCR2) && defined(CONFIG_SYS_SDRAM_DSCD) in cpu_init_f()
295 CONFIG_WRITE_BYTE(MIOCR2, CONFIG_SYS_SDRAM_DSCD); /* change memory input */ in cpu_init_f()
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot-sam460ex/arch/powerpc/cpu/mpc824x/
H A Dcpu_init.c294 #if defined(MIOCR2) && defined(CONFIG_SYS_SDRAM_DSCD) in cpu_init_f()
295 CONFIG_WRITE_BYTE(MIOCR2, CONFIG_SYS_SDRAM_DSCD); /* change memory input */ in cpu_init_f()
/dports/emulators/qemu/qemu-6.2.0/roms/u-boot-sam460ex/arch/powerpc/cpu/mpc824x/
H A Dcpu_init.c294 #if defined(MIOCR2) && defined(CONFIG_SYS_SDRAM_DSCD) in cpu_init_f()
295 CONFIG_WRITE_BYTE(MIOCR2, CONFIG_SYS_SDRAM_DSCD); /* change memory input */ in cpu_init_f()
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot-sam460ex/arch/powerpc/cpu/mpc824x/
H A Dcpu_init.c294 #if defined(MIOCR2) && defined(CONFIG_SYS_SDRAM_DSCD) in cpu_init_f()
295 CONFIG_WRITE_BYTE(MIOCR2, CONFIG_SYS_SDRAM_DSCD); /* change memory input */ in cpu_init_f()
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/include/configs/
H A DBMW.h200 #define CONFIG_SYS_SDRAM_DSCD 0x20 /* SDRAM data in sample clock delay - note bottom 3 bits MUST be… macro
H A DMUSENKI.h206 #define CONFIG_SYS_SDRAM_DSCD 0x20 /* SDRAM data in sample clock delay - note bottom 3 bits MUST be… macro
H A DA3000.h223 #define CONFIG_SYS_SDRAM_DSCD 0x20 /* SDRAM data in sample clock delay - note bottom 3 bits MUST be… macro
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/include/configs/
H A DMUSENKI.h206 #define CONFIG_SYS_SDRAM_DSCD 0x20 /* SDRAM data in sample clock delay - note bottom 3 bits MUST be… macro
H A DBMW.h200 #define CONFIG_SYS_SDRAM_DSCD 0x20 /* SDRAM data in sample clock delay - note bottom 3 bits MUST be… macro
H A DA3000.h223 #define CONFIG_SYS_SDRAM_DSCD 0x20 /* SDRAM data in sample clock delay - note bottom 3 bits MUST be… macro
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/include/configs/
H A DMUSENKI.h206 #define CONFIG_SYS_SDRAM_DSCD 0x20 /* SDRAM data in sample clock delay - note bottom 3 bits MUST be… macro
H A DBMW.h200 #define CONFIG_SYS_SDRAM_DSCD 0x20 /* SDRAM data in sample clock delay - note bottom 3 bits MUST be… macro
H A DA3000.h223 #define CONFIG_SYS_SDRAM_DSCD 0x20 /* SDRAM data in sample clock delay - note bottom 3 bits MUST be… macro
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot-sam460ex/include/configs/
H A DMUSENKI.h206 #define CONFIG_SYS_SDRAM_DSCD 0x20 /* SDRAM data in sample clock delay - note bottom 3 bits MUST be… macro
H A DBMW.h200 #define CONFIG_SYS_SDRAM_DSCD 0x20 /* SDRAM data in sample clock delay - note bottom 3 bits MUST be… macro
H A DA3000.h223 #define CONFIG_SYS_SDRAM_DSCD 0x20 /* SDRAM data in sample clock delay - note bottom 3 bits MUST be… macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/include/configs/
H A DBMW.h200 #define CONFIG_SYS_SDRAM_DSCD 0x20 /* SDRAM data in sample clock delay - note bottom 3 bits MUST be… macro
H A DMUSENKI.h206 #define CONFIG_SYS_SDRAM_DSCD 0x20 /* SDRAM data in sample clock delay - note bottom 3 bits MUST be… macro
/dports/emulators/qemu/qemu-6.2.0/roms/u-boot-sam460ex/include/configs/
H A DBMW.h200 #define CONFIG_SYS_SDRAM_DSCD 0x20 /* SDRAM data in sample clock delay - note bottom 3 bits MUST be… macro
H A DMUSENKI.h206 #define CONFIG_SYS_SDRAM_DSCD 0x20 /* SDRAM data in sample clock delay - note bottom 3 bits MUST be… macro
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot-sam460ex/include/configs/
H A DMUSENKI.h206 #define CONFIG_SYS_SDRAM_DSCD 0x20 /* SDRAM data in sample clock delay - note bottom 3 bits MUST be… macro
H A DBMW.h200 #define CONFIG_SYS_SDRAM_DSCD 0x20 /* SDRAM data in sample clock delay - note bottom 3 bits MUST be… macro

123