Home
last modified time | relevance | path

Searched refs:CPU_R4111 (Results 1 – 25 of 63) sorted by relevance

123

/dports/emulators/vmips/vmips-1.5.1/libopcodes_mips/opcode/
H A Dmips.h386 #define CPU_R4111 4111 macro
411 || ((cpu == CPU_VR4100 || cpu == CPU_R4111) \
/dports/devel/zpu-gcc/zpu-toolchain-1.0/toolchain/binutils/include/opcode/
H A Dmips.h461 #define CPU_R4111 4111
498 || (cpu == CPU_R4111 && ((insn)->membership & INSN_4111) != 0) \
/dports/devel/tigcc/tigcc-0.96.b8_10/gnu/binutils-2.16.1/include/opcode/
H A Dmips.h470 #define CPU_R4111 4111 macro
509 || (cpu == CPU_R4111 && ((insn)->membership & INSN_4111) != 0) \
/dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/binutils/include/opcode/
H A Dmips.h461 #define CPU_R4111 4111 macro
498 || (cpu == CPU_R4111 && ((insn)->membership & INSN_4111) != 0) \
/dports/devel/radare2/radare2-5.1.1/libr/asm/arch/include/opcode/
H A Dmips.h588 #define CPU_R4111 4111 macro
635 || (cpu == CPU_R4111 && ((insn)->membership & INSN_4111) != 0) \
/dports/devel/djgpp-binutils/binutils-2.17/include/opcode/
H A Dmips.h530 #define CPU_R4111 4111 macro
569 || (cpu == CPU_R4111 && ((insn)->membership & INSN_4111) != 0) \
/dports/devel/avr-gdb/gdb-7.3.1/include/opcode/
H A Dmips.h656 #define CPU_R4111 4111 macro
708 || (cpu == CPU_R4111 && ((insn)->membership & INSN_4111) != 0) \
/dports/devel/gdb761/gdb-7.6.1/include/opcode/
H A Dmips.h806 #define CPU_R4111 4111 macro
869 case CPU_R4111: in cpu_is_member()
/dports/devel/arm-none-eabi-newlib/newlib-2.4.0/include/opcode/
H A Dmips.h1185 #define CPU_R4111 4111 macro
1248 case CPU_R4111: in cpu_is_member()
/dports/devel/binutils/binutils-2.37/include/opcode/
H A Dmips.h1350 #define CPU_R4111 4111 macro
1423 case CPU_R4111: in cpu_is_member()
/dports/lang/gnatdroid-binutils-x86/binutils-2.27/include/opcode/
H A Dmips.h1295 #define CPU_R4111 4111 macro
1365 case CPU_R4111: in cpu_is_member()
/dports/devel/arm-elf-binutils/binutils-2.37/include/opcode/
H A Dmips.h1350 #define CPU_R4111 4111 macro
1423 case CPU_R4111: in cpu_is_member()
/dports/devel/gnulibiberty/binutils-2.37/include/opcode/
H A Dmips.h1350 #define CPU_R4111 4111 macro
1423 case CPU_R4111: in cpu_is_member()
/dports/lang/gnatdroid-binutils/binutils-2.27/include/opcode/
H A Dmips.h1295 #define CPU_R4111 4111 macro
1365 case CPU_R4111: in cpu_is_member()
/dports/devel/gdb/gdb-11.1/include/opcode/
H A Dmips.h1350 #define CPU_R4111 4111 macro
1423 case CPU_R4111: in cpu_is_member()
/dports/lang/sdcc/sdcc-4.0.0/support/sdbinutils/include/opcode/
H A Dmips.h1328 #define CPU_R4111 4111 macro
1399 case CPU_R4111: in cpu_is_member()
/dports/emulators/vmips/vmips-1.5.1/libopcodes_mips/
H A Dmips-dis.c374 *cputype = CPU_R4111;
/dports/devel/tigcc/tigcc-0.96.b8_10/gnu/binutils-2.16.1/opcodes/
H A Dmips-dis.c330 { "vr4111", 1, bfd_mach_mips4111, CPU_R4111, ISA_MIPS3,
/dports/devel/zpu-gcc/zpu-toolchain-1.0/toolchain/binutils/opcodes/
H A Dmips-dis.c330 { "vr4111", 1, bfd_mach_mips4111, CPU_R4111, ISA_MIPS3,
/dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/binutils/opcodes/
H A Dmips-dis.c330 { "vr4111", 1, bfd_mach_mips4111, CPU_R4111, ISA_MIPS3,
/dports/devel/radare2/radare2-5.1.1/libr/asm/arch/mips/gnu/
H A Dmips-dis.c362 { "vr4111", 1, bfd_mach_mips4111, CPU_R4111, ISA_MIPS3,
/dports/devel/djgpp-binutils/binutils-2.17/opcodes/
H A Dmips-dis.c334 { "vr4111", 1, bfd_mach_mips4111, CPU_R4111, ISA_MIPS3,
/dports/devel/avr-gdb/gdb-7.3.1/opcodes/
H A Dmips-dis.c432 { "vr4111", 1, bfd_mach_mips4111, CPU_R4111, ISA_MIPS3,
/dports/lang/gnatdroid-binutils-x86/binutils-2.27/opcodes/
H A Dmips-dis.c470 { "vr4111", 1, bfd_mach_mips4111, CPU_R4111, ISA_MIPS3, 0,
/dports/lang/gnatdroid-binutils/binutils-2.27/opcodes/
H A Dmips-dis.c470 { "vr4111", 1, bfd_mach_mips4111, CPU_R4111, ISA_MIPS3, 0,

123