Home
last modified time | relevance | path

Searched refs:CQSPI_GET_WR_SRAM_LEVEL (Results 1 – 25 of 63) sorted by relevance

123

/dports/sysutils/u-boot-utilite/u-boot-2015.07/drivers/spi/
H A Dcadence_qspi_apb.c184 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro
302 sram_level = CQSPI_GET_WR_SRAM_LEVEL(reg_base); in qpsi_write_sram_fifo_push()
841 reg = CQSPI_GET_WR_SRAM_LEVEL(plat->regbase); in cadence_qspi_apb_indirect_write_execute()
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot/drivers/spi/
H A Dcadence_qspi_apb.c170 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/drivers/spi/
H A Dcadence_qspi_apb.c170 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/drivers/spi/
H A Dcadence_qspi_apb.c170 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot/drivers/spi/
H A Dcadence_qspi_apb.c170 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot/drivers/spi/
H A Dcadence_qspi_apb.c170 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro
/dports/sysutils/u-boot-nanopi-neo2/u-boot-2021.07/drivers/spi/
H A Dcadence_qspi_apb.c177 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/drivers/spi/
H A Dcadence_qspi_apb.c177 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/spi/
H A Dcadence_qspi_apb.c177 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/drivers/spi/
H A Dcadence_qspi_apb.c177 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/spi/
H A Dcadence_qspi_apb.c177 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/drivers/spi/
H A Dcadence_qspi_apb.c177 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/spi/
H A Dcadence_qspi_apb.c177 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/drivers/spi/
H A Dcadence_qspi_apb.c177 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/drivers/spi/
H A Dcadence_qspi_apb.c177 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/spi/
H A Dcadence_qspi_apb.c177 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro
/dports/sysutils/u-boot-sopine/u-boot-2021.07/drivers/spi/
H A Dcadence_qspi_apb.c177 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro
/dports/sysutils/u-boot-rpi/u-boot-2021.07/drivers/spi/
H A Dcadence_qspi_apb.c177 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/drivers/spi/
H A Dcadence_qspi_apb.c177 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro
/dports/sysutils/u-boot-pinebookpro/u-boot-2021.07/drivers/spi/
H A Dcadence_qspi_apb.c177 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/spi/
H A Dcadence_qspi_apb.c177 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro
/dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/drivers/spi/
H A Dcadence_qspi_apb.c177 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/drivers/spi/
H A Dcadence_qspi_apb.c177 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro
/dports/sysutils/u-boot-chip/u-boot-2021.07/drivers/spi/
H A Dcadence_qspi_apb.c177 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro
/dports/sysutils/u-boot-wandboard/u-boot-2021.07/drivers/spi/
H A Dcadence_qspi_apb.c177 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ macro

123