Home
last modified time | relevance | path

Searched refs:CSCR_SPLL_RESTART (Results 1 – 25 of 91) sorted by relevance

1234

/dports/sysutils/u-boot-utilite/u-boot-2015.07/board/logicpd/imx27lite/
H A Dlowlevel_init.S50 write32 CSCR, CSCR_VAL | CSCR_MPLL_RESTART | CSCR_SPLL_RESTART
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot/board/armadeus/apf27/
H A Dlowlevel_init.S43 write32 CSCR, ACFG_CSCR_VAL|CSCR_MPLL_RESTART|CSCR_SPLL_RESTART
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/board/armadeus/apf27/
H A Dlowlevel_init.S43 write32 CSCR, ACFG_CSCR_VAL|CSCR_MPLL_RESTART|CSCR_SPLL_RESTART
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/board/armadeus/apf27/
H A Dlowlevel_init.S43 write32 CSCR, ACFG_CSCR_VAL|CSCR_MPLL_RESTART|CSCR_SPLL_RESTART
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot/board/armadeus/apf27/
H A Dlowlevel_init.S43 write32 CSCR, ACFG_CSCR_VAL|CSCR_MPLL_RESTART|CSCR_SPLL_RESTART
/dports/sysutils/u-boot-utilite/u-boot-2015.07/board/armadeus/apf27/
H A Dlowlevel_init.S44 write32 CSCR, ACFG_CSCR_VAL|CSCR_MPLL_RESTART|CSCR_SPLL_RESTART
/dports/sysutils/u-boot-tools/u-boot-2020.07/board/armadeus/apf27/
H A Dlowlevel_init.S43 write32 CSCR, ACFG_CSCR_VAL|CSCR_MPLL_RESTART|CSCR_SPLL_RESTART
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot/board/armadeus/apf27/
H A Dlowlevel_init.S43 write32 CSCR, ACFG_CSCR_VAL|CSCR_MPLL_RESTART|CSCR_SPLL_RESTART
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/arch/arm/include/asm/arch-mx27/
H A Dimx-regs.h242 #define CSCR_SPLL_RESTART (1 << 19) macro
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/arch/arm/include/asm/arch-mx27/
H A Dimx-regs.h242 #define CSCR_SPLL_RESTART (1 << 19) macro
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/arch/arm/include/asm/arch-mx27/
H A Dimx-regs.h242 #define CSCR_SPLL_RESTART (1 << 19) macro
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/arm/include/asm/arch-mx27/
H A Dimx-regs.h242 #define CSCR_SPLL_RESTART (1 << 19) macro
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/arm/include/asm/arch-mx27/
H A Dimx-regs.h242 #define CSCR_SPLL_RESTART (1 << 19) macro
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/arch/arm/include/asm/arch-mx27/
H A Dimx-regs.h242 #define CSCR_SPLL_RESTART (1 << 19) macro
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/arch/arm/include/asm/arch-mx27/
H A Dimx-regs.h242 #define CSCR_SPLL_RESTART (1 << 19) macro
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/arch/arm/include/asm/arch-mx27/
H A Dimx-regs.h242 #define CSCR_SPLL_RESTART (1 << 19) macro
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/arch/arm/include/asm/arch-mx27/
H A Dimx-regs.h242 #define CSCR_SPLL_RESTART (1 << 19) macro
/dports/sysutils/u-boot-sopine/u-boot-2021.07/arch/arm/include/asm/arch-mx27/
H A Dimx-regs.h242 #define CSCR_SPLL_RESTART (1 << 19) macro
/dports/sysutils/u-boot-sopine-spi/u-boot-2021.07/arch/arm/include/asm/arch-mx27/
H A Dimx-regs.h242 #define CSCR_SPLL_RESTART (1 << 19) macro
/dports/sysutils/u-boot-qemu-riscv64/u-boot-2021.07/arch/arm/include/asm/arch-mx27/
H A Dimx-regs.h242 #define CSCR_SPLL_RESTART (1 << 19) macro
/dports/sysutils/u-boot-rpi-0-w/u-boot-2021.07/arch/arm/include/asm/arch-mx27/
H A Dimx-regs.h242 #define CSCR_SPLL_RESTART (1 << 19) macro
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/arch/arm/include/asm/arch-mx27/
H A Dimx-regs.h242 #define CSCR_SPLL_RESTART (1 << 19) macro
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/arch/arm/include/asm/arch-mx27/
H A Dimx-regs.h242 #define CSCR_SPLL_RESTART (1 << 19) macro
/dports/sysutils/u-boot-nanopi-neo/u-boot-2021.07/arch/arm/include/asm/arch-mx27/
H A Dimx-regs.h242 #define CSCR_SPLL_RESTART (1 << 19) macro
/dports/sysutils/u-boot-nanopi-a64/u-boot-2021.07/arch/arm/include/asm/arch-mx27/
H A Dimx-regs.h242 #define CSCR_SPLL_RESTART (1 << 19) macro

1234