Home
last modified time | relevance | path

Searched refs:CS_OFFSET (Results 1 – 25 of 68) sorted by relevance

123

/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/drivers/i2c/
H A Dkona_i2c.c17 #define CS_OFFSET 0x00000020 macro
177 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
184 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
191 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
197 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
349 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
381 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/drivers/i2c/
H A Dkona_i2c.c17 #define CS_OFFSET 0x00000020 macro
177 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
184 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
191 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
197 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
349 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
381 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/i2c/
H A Dkona_i2c.c19 #define CS_OFFSET 0x00000020 macro
173 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
180 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
187 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
193 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
345 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
377 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/i2c/
H A Dkona_i2c.c19 #define CS_OFFSET 0x00000020 macro
173 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
180 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
187 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
193 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
345 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
377 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/drivers/i2c/
H A Dkona_i2c.c19 #define CS_OFFSET 0x00000020 macro
173 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
180 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
187 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
193 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
345 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
377 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/drivers/i2c/
H A Dkona_i2c.c19 #define CS_OFFSET 0x00000020 macro
173 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
180 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
187 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
193 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
345 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
377 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/drivers/i2c/
H A Dkona_i2c.c19 #define CS_OFFSET 0x00000020 macro
173 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
180 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
187 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
193 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
345 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
377 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/i2c/
H A Dkona_i2c.c19 #define CS_OFFSET 0x00000020 macro
173 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
180 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
187 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
193 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
345 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
377 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/i2c/
H A Dkona_i2c.c19 #define CS_OFFSET 0x00000020 macro
173 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
180 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
187 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
193 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
345 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
377 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/drivers/i2c/
H A Dkona_i2c.c19 #define CS_OFFSET 0x00000020 macro
173 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
180 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
187 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
193 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
345 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
377 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/drivers/i2c/
H A Dkona_i2c.c19 #define CS_OFFSET 0x00000020 macro
173 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
180 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
187 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
193 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
345 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
377 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/i2c/
H A Dkona_i2c.c19 #define CS_OFFSET 0x00000020 macro
173 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
180 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
187 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
193 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
345 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
377 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()
/dports/sysutils/u-boot-sopine/u-boot-2021.07/drivers/i2c/
H A Dkona_i2c.c19 #define CS_OFFSET 0x00000020 macro
173 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
180 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
187 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
193 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
345 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
377 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/drivers/i2c/
H A Dkona_i2c.c19 #define CS_OFFSET 0x00000020 macro
173 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
180 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
187 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
193 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
345 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
377 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()
/dports/sysutils/u-boot-rpi/u-boot-2021.07/drivers/i2c/
H A Dkona_i2c.c19 #define CS_OFFSET 0x00000020 macro
173 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
180 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
187 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
193 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
345 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
377 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/drivers/i2c/
H A Dkona_i2c.c19 #define CS_OFFSET 0x00000020 macro
173 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
180 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
187 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
193 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
345 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
377 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()
/dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/drivers/i2c/
H A Dkona_i2c.c19 #define CS_OFFSET 0x00000020 macro
173 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
180 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
187 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
193 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
345 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
377 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()
/dports/sysutils/u-boot-nanopi-neo/u-boot-2021.07/drivers/i2c/
H A Dkona_i2c.c19 #define CS_OFFSET 0x00000020 macro
173 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
180 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
187 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
193 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
345 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
377 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()
/dports/sysutils/u-boot-chip/u-boot-2021.07/drivers/i2c/
H A Dkona_i2c.c19 #define CS_OFFSET 0x00000020 macro
173 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
180 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
187 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
193 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
345 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
377 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()
/dports/sysutils/u-boot-beaglebone/u-boot-2021.07/drivers/i2c/
H A Dkona_i2c.c19 #define CS_OFFSET 0x00000020 macro
173 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
180 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
187 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
193 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
345 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
377 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()
/dports/sysutils/u-boot-wandboard/u-boot-2021.07/drivers/i2c/
H A Dkona_i2c.c19 #define CS_OFFSET 0x00000020 macro
173 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
180 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
187 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
193 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
345 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
377 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot/drivers/i2c/
H A Dkona_i2c.c17 #define CS_OFFSET 0x00000020 macro
177 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
184 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
191 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
197 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
349 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
381 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot/drivers/i2c/
H A Dkona_i2c.c17 #define CS_OFFSET 0x00000020 macro
177 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
184 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
191 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
197 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
349 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
381 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()
/dports/sysutils/u-boot-clearfog/u-boot-2021.07/drivers/i2c/
H A Dkona_i2c.c19 #define CS_OFFSET 0x00000020 macro
173 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
180 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
187 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
193 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
345 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
377 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/drivers/i2c/
H A Dkona_i2c.c19 #define CS_OFFSET 0x00000020 macro
173 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
180 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
187 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
193 dev->base + CS_OFFSET); in bcm_kona_i2c_send_cmd_to_ctrl()
345 nak_received = readl(dev->base + CS_OFFSET) & CS_ACK_MASK ? 1 : 0; in bcm_kona_i2c_write_byte()
377 if (readl(dev->base + CS_OFFSET) & CS_ACK_MASK) { in bcm_kona_i2c_write_fifo_single()

123