/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.h | 312 CTLZ_MERGE_PASSTHRU, enumerator
|
H A D | AArch64ISelLowering.cpp | 205 case AArch64ISD::CTLZ_MERGE_PASSTHRU: in isMergePassthruOpcode() 1988 MAKE_CASE(AArch64ISD::CTLZ_MERGE_PASSTHRU) in getTargetNodeName() 3627 return DAG.getNode(AArch64ISD::CTLZ_MERGE_PASSTHRU, dl, Op.getValueType(), in LowerINTRINSIC_WO_CHAIN() 4444 return LowerToPredicatedOp(Op, DAG, AArch64ISD::CTLZ_MERGE_PASSTHRU, in LowerOperation()
|
H A D | AArch64SVEInstrInfo.td | 204 def AArch64clz_mt : SDNode<"AArch64ISD::CTLZ_MERGE_PASSTHRU", SDT_AArch64Arith>;
|
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.h | 312 CTLZ_MERGE_PASSTHRU, enumerator
|
H A D | AArch64ISelLowering.cpp | 205 case AArch64ISD::CTLZ_MERGE_PASSTHRU: in isMergePassthruOpcode() 1988 MAKE_CASE(AArch64ISD::CTLZ_MERGE_PASSTHRU) in getTargetNodeName() 3627 return DAG.getNode(AArch64ISD::CTLZ_MERGE_PASSTHRU, dl, Op.getValueType(), in LowerINTRINSIC_WO_CHAIN() 4444 return LowerToPredicatedOp(Op, DAG, AArch64ISD::CTLZ_MERGE_PASSTHRU, in LowerOperation()
|
H A D | AArch64SVEInstrInfo.td | 204 def AArch64clz_mt : SDNode<"AArch64ISD::CTLZ_MERGE_PASSTHRU", SDT_AArch64Arith>;
|
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.h | 325 CTLZ_MERGE_PASSTHRU, enumerator
|
H A D | AArch64ISelLowering.cpp | 207 case AArch64ISD::CTLZ_MERGE_PASSTHRU: in isMergePassthruOpcode() 2165 MAKE_CASE(AArch64ISD::CTLZ_MERGE_PASSTHRU) in getTargetNodeName() 3952 return DAG.getNode(AArch64ISD::CTLZ_MERGE_PASSTHRU, dl, Op.getValueType(), in LowerINTRINSIC_WO_CHAIN() 4973 return LowerToPredicatedOp(Op, DAG, AArch64ISD::CTLZ_MERGE_PASSTHRU, in LowerOperation()
|
H A D | AArch64SVEInstrInfo.td | 208 def AArch64clz_mt : SDNode<"AArch64ISD::CTLZ_MERGE_PASSTHRU", SDT_AArch64Arith>;
|
/dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.h | 325 CTLZ_MERGE_PASSTHRU, enumerator
|
H A D | AArch64ISelLowering.cpp | 207 case AArch64ISD::CTLZ_MERGE_PASSTHRU: in isMergePassthruOpcode() 2165 MAKE_CASE(AArch64ISD::CTLZ_MERGE_PASSTHRU) in getTargetNodeName() 3952 return DAG.getNode(AArch64ISD::CTLZ_MERGE_PASSTHRU, dl, Op.getValueType(), in LowerINTRINSIC_WO_CHAIN() 4973 return LowerToPredicatedOp(Op, DAG, AArch64ISD::CTLZ_MERGE_PASSTHRU, in LowerOperation()
|
H A D | AArch64SVEInstrInfo.td | 208 def AArch64clz_mt : SDNode<"AArch64ISD::CTLZ_MERGE_PASSTHRU", SDT_AArch64Arith>;
|
/dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.h | 325 CTLZ_MERGE_PASSTHRU, enumerator
|
H A D | AArch64ISelLowering.cpp | 207 case AArch64ISD::CTLZ_MERGE_PASSTHRU: in isMergePassthruOpcode() 2165 MAKE_CASE(AArch64ISD::CTLZ_MERGE_PASSTHRU) in getTargetNodeName() 3952 return DAG.getNode(AArch64ISD::CTLZ_MERGE_PASSTHRU, dl, Op.getValueType(), in LowerINTRINSIC_WO_CHAIN() 4973 return LowerToPredicatedOp(Op, DAG, AArch64ISD::CTLZ_MERGE_PASSTHRU, in LowerOperation()
|
H A D | AArch64SVEInstrInfo.td | 208 def AArch64clz_mt : SDNode<"AArch64ISD::CTLZ_MERGE_PASSTHRU", SDT_AArch64Arith>;
|
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.h | 325 CTLZ_MERGE_PASSTHRU, enumerator
|
H A D | AArch64ISelLowering.cpp | 207 case AArch64ISD::CTLZ_MERGE_PASSTHRU: in isMergePassthruOpcode() 2165 MAKE_CASE(AArch64ISD::CTLZ_MERGE_PASSTHRU) in getTargetNodeName() 3952 return DAG.getNode(AArch64ISD::CTLZ_MERGE_PASSTHRU, dl, Op.getValueType(), in LowerINTRINSIC_WO_CHAIN() 4973 return LowerToPredicatedOp(Op, DAG, AArch64ISD::CTLZ_MERGE_PASSTHRU, in LowerOperation()
|
H A D | AArch64SVEInstrInfo.td | 208 def AArch64clz_mt : SDNode<"AArch64ISD::CTLZ_MERGE_PASSTHRU", SDT_AArch64Arith>;
|
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.h | 325 CTLZ_MERGE_PASSTHRU, enumerator
|
H A D | AArch64ISelLowering.cpp | 207 case AArch64ISD::CTLZ_MERGE_PASSTHRU: in isMergePassthruOpcode() 2165 MAKE_CASE(AArch64ISD::CTLZ_MERGE_PASSTHRU) in getTargetNodeName() 3952 return DAG.getNode(AArch64ISD::CTLZ_MERGE_PASSTHRU, dl, Op.getValueType(), in LowerINTRINSIC_WO_CHAIN() 4973 return LowerToPredicatedOp(Op, DAG, AArch64ISD::CTLZ_MERGE_PASSTHRU, in LowerOperation()
|
H A D | AArch64SVEInstrInfo.td | 208 def AArch64clz_mt : SDNode<"AArch64ISD::CTLZ_MERGE_PASSTHRU", SDT_AArch64Arith>;
|
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.h | 325 CTLZ_MERGE_PASSTHRU, enumerator
|
H A D | AArch64ISelLowering.cpp | 207 case AArch64ISD::CTLZ_MERGE_PASSTHRU: in isMergePassthruOpcode() 2192 MAKE_CASE(AArch64ISD::CTLZ_MERGE_PASSTHRU) in getTargetNodeName() 4026 return DAG.getNode(AArch64ISD::CTLZ_MERGE_PASSTHRU, dl, Op.getValueType(), in LowerINTRINSIC_WO_CHAIN() 5062 return LowerToPredicatedOp(Op, DAG, AArch64ISD::CTLZ_MERGE_PASSTHRU, in LowerOperation()
|
H A D | AArch64SVEInstrInfo.td | 208 def AArch64clz_mt : SDNode<"AArch64ISD::CTLZ_MERGE_PASSTHRU", SDT_AArch64Arith>;
|