Home
last modified time | relevance | path

Searched refs:DDRC_DEBUG2_RF (Results 1 – 25 of 63) sorted by relevance

123

/dports/sysutils/u-boot-utilite/u-boot-2015.07/drivers/ddr/fsl/
H A Dutil.c336 #define DDRC_DEBUG2_RF 0x00000040 macro
377 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/drivers/ddr/fsl/
H A Dutil.c337 #define DDRC_DEBUG2_RF 0x00000040 macro
378 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/drivers/ddr/fsl/
H A Dutil.c337 #define DDRC_DEBUG2_RF 0x00000040 macro
378 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/ddr/fsl/
H A Dutil.c339 #define DDRC_DEBUG2_RF 0x00000040 macro
380 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/ddr/fsl/
H A Dutil.c339 #define DDRC_DEBUG2_RF 0x00000040 macro
380 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/drivers/ddr/fsl/
H A Dutil.c339 #define DDRC_DEBUG2_RF 0x00000040 macro
380 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/drivers/ddr/fsl/
H A Dutil.c339 #define DDRC_DEBUG2_RF 0x00000040 macro
380 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot/drivers/ddr/fsl/
H A Dutil.c337 #define DDRC_DEBUG2_RF 0x00000040 macro
378 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/ddr/fsl/
H A Dutil.c339 #define DDRC_DEBUG2_RF 0x00000040 macro
380 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/drivers/ddr/fsl/
H A Dutil.c339 #define DDRC_DEBUG2_RF 0x00000040 macro
380 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/ddr/fsl/
H A Dutil.c339 #define DDRC_DEBUG2_RF 0x00000040 macro
380 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/drivers/ddr/fsl/
H A Dutil.c339 #define DDRC_DEBUG2_RF 0x00000040 macro
380 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/drivers/ddr/fsl/
H A Dutil.c339 #define DDRC_DEBUG2_RF 0x00000040 macro
380 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()
/dports/sysutils/u-boot-sopine/u-boot-2021.07/drivers/ddr/fsl/
H A Dutil.c339 #define DDRC_DEBUG2_RF 0x00000040 macro
380 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/ddr/fsl/
H A Dutil.c339 #define DDRC_DEBUG2_RF 0x00000040 macro
380 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/drivers/ddr/fsl/
H A Dutil.c339 #define DDRC_DEBUG2_RF 0x00000040 macro
380 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()
/dports/sysutils/u-boot-rpi/u-boot-2021.07/drivers/ddr/fsl/
H A Dutil.c339 #define DDRC_DEBUG2_RF 0x00000040 macro
380 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()
/dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/drivers/ddr/fsl/
H A Dutil.c339 #define DDRC_DEBUG2_RF 0x00000040 macro
380 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()
/dports/sysutils/u-boot-nanopi-neo/u-boot-2021.07/drivers/ddr/fsl/
H A Dutil.c339 #define DDRC_DEBUG2_RF 0x00000040 macro
380 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/drivers/ddr/fsl/
H A Dutil.c339 #define DDRC_DEBUG2_RF 0x00000040 macro
380 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()
/dports/sysutils/u-boot-chip/u-boot-2021.07/drivers/ddr/fsl/
H A Dutil.c339 #define DDRC_DEBUG2_RF 0x00000040 macro
380 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()
/dports/sysutils/u-boot-beaglebone/u-boot-2021.07/drivers/ddr/fsl/
H A Dutil.c339 #define DDRC_DEBUG2_RF 0x00000040 macro
380 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()
/dports/sysutils/u-boot-wandboard/u-boot-2021.07/drivers/ddr/fsl/
H A Dutil.c339 #define DDRC_DEBUG2_RF 0x00000040 macro
380 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot/drivers/ddr/fsl/
H A Dutil.c337 #define DDRC_DEBUG2_RF 0x00000040 macro
378 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()
/dports/sysutils/u-boot-clearfog/u-boot-2021.07/drivers/ddr/fsl/
H A Dutil.c339 #define DDRC_DEBUG2_RF 0x00000040 macro
380 ddrc_debug2[i] = ddr_in32(&ddr->debug[1]) | DDRC_DEBUG2_RF; in fsl_ddr_sync_memctl_refresh()

123