/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 18 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 242 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 474 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 563 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 752 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 808 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1004 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1041 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1095 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1356 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 18 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 242 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 474 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 563 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 752 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 808 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1004 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1041 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1095 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1356 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 19 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 243 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 475 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 564 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 753 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 809 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1005 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1042 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1096 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1357 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 19 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 243 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 475 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 564 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 753 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 809 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1005 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1042 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1096 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1357 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 19 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 243 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 475 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 564 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 753 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 809 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1005 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1042 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1096 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1357 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 19 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 243 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 475 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 564 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 753 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 809 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1005 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1042 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1096 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1357 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 18 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 242 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 474 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 563 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 752 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 808 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1004 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1041 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1095 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1356 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 19 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 243 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 475 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 564 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 753 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 809 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1005 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1042 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1096 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1357 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 19 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 243 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 475 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 564 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 753 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 809 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1005 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1042 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1096 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1357 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 19 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 243 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 475 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 564 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 753 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 809 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1005 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1042 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1096 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1357 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 19 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 243 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 475 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 564 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 753 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 809 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1005 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1042 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1096 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1357 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 19 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 243 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 475 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 564 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 753 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 809 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1005 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1042 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1096 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1357 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|
/dports/sysutils/u-boot-sopine/u-boot-2021.07/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 19 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 243 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 475 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 564 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 753 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 809 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1005 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1042 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1096 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1357 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 19 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 243 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 475 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 564 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 753 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 809 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1005 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1042 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1096 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1357 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 19 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 243 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 475 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 564 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 753 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 809 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1005 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1042 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1096 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1357 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|
/dports/sysutils/u-boot-rpi/u-boot-2021.07/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 19 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 243 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 475 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 564 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 753 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 809 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1005 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1042 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1096 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1357 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|
/dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 19 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 243 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 475 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 564 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 753 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 809 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1005 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1042 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1096 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1357 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|
/dports/sysutils/u-boot-nanopi-neo/u-boot-2021.07/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 19 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 243 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 475 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 564 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 753 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 809 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1005 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1042 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1096 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1357 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 19 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 243 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 475 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 564 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 753 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 809 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1005 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1042 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1096 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1357 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|
/dports/sysutils/u-boot-nanopi-neo-air/u-boot-2021.07/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 19 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 243 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 475 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 564 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 753 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 809 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1005 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1042 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1096 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1357 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|
/dports/sysutils/u-boot-chip/u-boot-2021.07/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 19 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 243 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 475 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 564 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 753 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 809 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1005 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1042 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1096 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1357 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|
/dports/sysutils/u-boot-beaglebone/u-boot-2021.07/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 19 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 243 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 475 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 564 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 753 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 809 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1005 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1042 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1096 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1357 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 18 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 242 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 474 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 563 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 752 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 808 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1004 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1041 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1095 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1356 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|
/dports/sysutils/u-boot-clearfog/u-boot-2021.07/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 19 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 243 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 475 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 564 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 753 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 809 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1005 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1042 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1096 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1357 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/drivers/ddr/marvell/axp/ |
H A D | ddr3_pbs.c | 19 #define DEBUG_PBS_FULL_C(s, d, l) \ macro 243 DEBUG_PBS_FULL_C("DDR3 - PBS TX - values for iteration - ", in ddr3_pbs_tx() 475 DEBUG_PBS_FULL_C(", Set ADLL value = ", adll_val, 2); in ddr3_tx_shift_dqs_adll_step_before_fail() 564 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Working with pattern - ", in ddr3_pbs_rx() 753 DEBUG_PBS_FULL_C("DDR3 - PBS RX - values for iteration - ", in ddr3_pbs_rx() 809 DEBUG_PBS_FULL_C("DDR3 - PBS RX - Average for pattern - ", in ddr3_pbs_rx() 1005 DEBUG_PBS_FULL_C(", deskew = ", dqs_deskew_val, 2); in ddr3_rx_shift_dqs_to_first_fail() 1042 DEBUG_PBS_FULL_C(", Set ADLL value = ", (adll_val - 2), 2); in ddr3_rx_shift_dqs_to_first_fail() 1096 DEBUG_PBS_FULL_C(" pbs value ", pbs_curr_val, 2); in lock_pups() 1357 DEBUG_PBS_FULL_C(" is not set in puplocked - ", in ddr3_pbs_per_bit() [all …]
|