Home
last modified time | relevance | path

Searched refs:DisableSchedCycles (Results 1 – 25 of 34) sorted by relevance

12

/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/Target/AMDGPU/
H A DGCNILPSched.cpp221 bool const DisableSchedCycles = false; in pickBest() local
222 if (!DisableSchedCycles) { in pickBest()
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/Target/AMDGPU/
H A DGCNILPSched.cpp221 bool const DisableSchedCycles = false; in pickBest() local
222 if (!DisableSchedCycles) { in pickBest()
/dports/devel/llvm10/llvm-10.0.1.src/lib/Target/AMDGPU/
H A DGCNILPSched.cpp221 bool const DisableSchedCycles = false; in pickBest() local
222 if (!DisableSchedCycles) { in pickBest()
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/Target/AMDGPU/
H A DGCNILPSched.cpp220 bool const DisableSchedCycles = false; in pickBest() local
221 if (!DisableSchedCycles) { in pickBest()
/dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/Target/AMDGPU/
H A DGCNILPSched.cpp220 bool const DisableSchedCycles = false; in pickBest() local
221 if (!DisableSchedCycles) { in pickBest()
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/Target/AMDGPU/
H A DGCNILPSched.cpp220 bool const DisableSchedCycles = false; in pickBest() local
221 if (!DisableSchedCycles) { in pickBest()
/dports/devel/llvm11/llvm-11.0.1.src/lib/Target/AMDGPU/
H A DGCNILPSched.cpp221 bool const DisableSchedCycles = false; in pickBest() local
222 if (!DisableSchedCycles) { in pickBest()
/dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/lib/Target/AMDGPU/
H A DGCNILPSched.cpp220 bool const DisableSchedCycles = false; in pickBest() local
221 if (!DisableSchedCycles) { in pickBest()
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
H A DGCNILPSched.cpp221 bool const DisableSchedCycles = false; in pickBest() local
222 if (!DisableSchedCycles) { in pickBest()
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/lib/Target/AMDGPU/
H A DGCNILPSched.cpp220 bool const DisableSchedCycles = false; in pickBest() local
221 if (!DisableSchedCycles) { in pickBest()
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/lib/Target/AMDGPU/
H A DGCNILPSched.cpp220 bool const DisableSchedCycles = false; in pickBest() local
221 if (!DisableSchedCycles) { in pickBest()
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/lib/Target/AMDGPU/
H A DGCNILPSched.cpp221 bool const DisableSchedCycles = false; in pickBest() local
222 if (!DisableSchedCycles) { in pickBest()
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/lib/Target/AMDGPU/
H A DGCNILPSched.cpp220 bool const DisableSchedCycles = false; in pickBest() local
221 if (!DisableSchedCycles) { in pickBest()
/dports/devel/llvm90/llvm-9.0.1.src/lib/Target/AMDGPU/
H A DGCNILPSched.cpp220 bool const DisableSchedCycles = false; in pickBest() local
221 if (!DisableSchedCycles) { in pickBest()
/dports/devel/llvm80/llvm-8.0.1.src/lib/Target/AMDGPU/
H A DGCNILPSched.cpp221 bool const DisableSchedCycles = false; in pickBest() local
222 if (!DisableSchedCycles) { in pickBest()
/dports/devel/llvm70/llvm-7.0.1.src/lib/Target/AMDGPU/
H A DGCNILPSched.cpp221 bool const DisableSchedCycles = false;
222 if (!DisableSchedCycles) {
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/lib/Target/AMDGPU/
H A DGCNILPSched.cpp220 bool const DisableSchedCycles = false; in AMDGPUSimplifyLibCalls()
221 if (!DisableSchedCycles) { in AMDGPUSimplifyLibCalls()
/dports/devel/llvm80/llvm-8.0.1.src/lib/CodeGen/SelectionDAG/
H A DScheduleDAGRRList.cpp93 static cl::opt<bool> DisableSchedCycles(
197 if (DisableSchedCycles || !NeedLatency)
241 return DisableSchedCycles || !AvailableQueue->hasReadyFilter() ||
356 DisableSchedCycles ? 0 : std::numeric_limits<unsigned>::max();
595 if (DisableSchedCycles) {
647 if (DisableSchedCycles)
908 if (!DisableSchedCycles && AvailableQueue->hasReadyFilter()) {
2589 if (!DisableSchedCycles &&
/dports/devel/llvm70/llvm-7.0.1.src/lib/CodeGen/SelectionDAG/
H A DScheduleDAGRRList.cpp93 static cl::opt<bool> DisableSchedCycles( variable
197 if (DisableSchedCycles || !NeedLatency) in ScheduleDAGRRList()
241 return DisableSchedCycles || !AvailableQueue->hasReadyFilter() || in isReady()
356 DisableSchedCycles ? 0 : std::numeric_limits<unsigned>::max(); in Schedule()
595 if (DisableSchedCycles) { in ReleasePending()
647 if (DisableSchedCycles) in AdvancePastStalls()
908 if (!DisableSchedCycles && AvailableQueue->hasReadyFilter()) { in UnscheduleNodeBottomUp()
2589 if (!DisableSchedCycles && in BURRSort()
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/CodeGen/SelectionDAG/
H A DScheduleDAGRRList.cpp92 static cl::opt<bool> DisableSchedCycles( variable
196 if (DisableSchedCycles || !NeedLatency) in ScheduleDAGRRList()
248 return DisableSchedCycles || !AvailableQueue->hasReadyFilter() || in isReady()
361 DisableSchedCycles ? 0 : std::numeric_limits<unsigned>::max(); in Schedule()
600 if (DisableSchedCycles) { in ReleasePending()
652 if (DisableSchedCycles) in AdvancePastStalls()
914 if (!DisableSchedCycles && AvailableQueue->hasReadyFilter()) { in UnscheduleNodeBottomUp()
2609 if (!DisableSchedCycles && in BURRSort()
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/CodeGen/SelectionDAG/
H A DScheduleDAGRRList.cpp92 static cl::opt<bool> DisableSchedCycles( variable
196 if (DisableSchedCycles || !NeedLatency) in ScheduleDAGRRList()
248 return DisableSchedCycles || !AvailableQueue->hasReadyFilter() || in isReady()
361 DisableSchedCycles ? 0 : std::numeric_limits<unsigned>::max(); in Schedule()
600 if (DisableSchedCycles) { in ReleasePending()
652 if (DisableSchedCycles) in AdvancePastStalls()
914 if (!DisableSchedCycles && AvailableQueue->hasReadyFilter()) { in UnscheduleNodeBottomUp()
2606 if (!DisableSchedCycles && in BURRSort()
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/CodeGen/SelectionDAG/
H A DScheduleDAGRRList.cpp92 static cl::opt<bool> DisableSchedCycles( variable
196 if (DisableSchedCycles || !NeedLatency) in ScheduleDAGRRList()
248 return DisableSchedCycles || !AvailableQueue->hasReadyFilter() || in isReady()
361 DisableSchedCycles ? 0 : std::numeric_limits<unsigned>::max(); in Schedule()
600 if (DisableSchedCycles) { in ReleasePending()
652 if (DisableSchedCycles) in AdvancePastStalls()
914 if (!DisableSchedCycles && AvailableQueue->hasReadyFilter()) { in UnscheduleNodeBottomUp()
2609 if (!DisableSchedCycles && in BURRSort()
/dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/CodeGen/SelectionDAG/
H A DScheduleDAGRRList.cpp92 static cl::opt<bool> DisableSchedCycles( variable
196 if (DisableSchedCycles || !NeedLatency) in ScheduleDAGRRList()
248 return DisableSchedCycles || !AvailableQueue->hasReadyFilter() || in isReady()
361 DisableSchedCycles ? 0 : std::numeric_limits<unsigned>::max(); in Schedule()
600 if (DisableSchedCycles) { in ReleasePending()
652 if (DisableSchedCycles) in AdvancePastStalls()
914 if (!DisableSchedCycles && AvailableQueue->hasReadyFilter()) { in UnscheduleNodeBottomUp()
2609 if (!DisableSchedCycles && in BURRSort()
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/CodeGen/SelectionDAG/
H A DScheduleDAGRRList.cpp92 static cl::opt<bool> DisableSchedCycles( variable
196 if (DisableSchedCycles || !NeedLatency) in ScheduleDAGRRList()
248 return DisableSchedCycles || !AvailableQueue->hasReadyFilter() || in isReady()
361 DisableSchedCycles ? 0 : std::numeric_limits<unsigned>::max(); in Schedule()
600 if (DisableSchedCycles) { in ReleasePending()
652 if (DisableSchedCycles) in AdvancePastStalls()
914 if (!DisableSchedCycles && AvailableQueue->hasReadyFilter()) { in UnscheduleNodeBottomUp()
2609 if (!DisableSchedCycles && in BURRSort()
/dports/devel/llvm10/llvm-10.0.1.src/lib/CodeGen/SelectionDAG/
H A DScheduleDAGRRList.cpp92 static cl::opt<bool> DisableSchedCycles( variable
196 if (DisableSchedCycles || !NeedLatency) in ScheduleDAGRRList()
248 return DisableSchedCycles || !AvailableQueue->hasReadyFilter() || in isReady()
361 DisableSchedCycles ? 0 : std::numeric_limits<unsigned>::max(); in Schedule()
600 if (DisableSchedCycles) { in ReleasePending()
652 if (DisableSchedCycles) in AdvancePastStalls()
914 if (!DisableSchedCycles && AvailableQueue->hasReadyFilter()) { in UnscheduleNodeBottomUp()
2606 if (!DisableSchedCycles && in BURRSort()

12