/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/test/CodeGen/AArch64/GlobalISel/ |
H A D | lower-neon-vector-fcmp.mir | 102 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %lhs, %rhs(<2 x s64>) 103 ; CHECK: $q0 = COPY [[FCMGE]](<2 x s64>) 190 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %rhs, %lhs(<2 x s64>) 191 ; CHECK: $q0 = COPY [[FCMGE]](<2 x s64>) 287 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %lhs, %rhs(<2 x s64>) 289 ; CHECK: [[OR:%[0-9]+]]:_(<2 x s64>) = G_OR [[FCMGT]], [[FCMGE]] 345 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %lhs, %rhs(<2 x s64>) 347 ; CHECK: [[OR:%[0-9]+]]:_(<2 x s64>) = G_OR [[FCMGT]], [[FCMGE]] 397 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %lhs, %rhs(<2 x s64>) 400 ; CHECK: [[XOR:%[0-9]+]]:_(<2 x s64>) = G_XOR [[FCMGE]], [[BUILD_VECTOR]] [all …]
|
/dports/graphics/llvm-mesa/llvm-13.0.1.src/test/CodeGen/AArch64/GlobalISel/ |
H A D | lower-neon-vector-fcmp.mir | 102 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %lhs, %rhs(<2 x s64>) 103 ; CHECK: $q0 = COPY [[FCMGE]](<2 x s64>) 190 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %rhs, %lhs(<2 x s64>) 191 ; CHECK: $q0 = COPY [[FCMGE]](<2 x s64>) 287 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %lhs, %rhs(<2 x s64>) 289 ; CHECK: [[OR:%[0-9]+]]:_(<2 x s64>) = G_OR [[FCMGT]], [[FCMGE]] 345 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %lhs, %rhs(<2 x s64>) 347 ; CHECK: [[OR:%[0-9]+]]:_(<2 x s64>) = G_OR [[FCMGT]], [[FCMGE]] 397 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %lhs, %rhs(<2 x s64>) 400 ; CHECK: [[XOR:%[0-9]+]]:_(<2 x s64>) = G_XOR [[FCMGE]], [[BUILD_VECTOR]] [all …]
|
/dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/test/CodeGen/AArch64/GlobalISel/ |
H A D | lower-neon-vector-fcmp.mir | 102 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %lhs, %rhs(<2 x s64>) 103 ; CHECK: $q0 = COPY [[FCMGE]](<2 x s64>) 190 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %rhs, %lhs(<2 x s64>) 191 ; CHECK: $q0 = COPY [[FCMGE]](<2 x s64>) 287 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %lhs, %rhs(<2 x s64>) 289 ; CHECK: [[OR:%[0-9]+]]:_(<2 x s64>) = G_OR [[FCMGT]], [[FCMGE]] 345 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %lhs, %rhs(<2 x s64>) 347 ; CHECK: [[OR:%[0-9]+]]:_(<2 x s64>) = G_OR [[FCMGT]], [[FCMGE]] 397 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %lhs, %rhs(<2 x s64>) 400 ; CHECK: [[XOR:%[0-9]+]]:_(<2 x s64>) = G_XOR [[FCMGE]], [[BUILD_VECTOR]] [all …]
|
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/test/CodeGen/AArch64/GlobalISel/ |
H A D | lower-neon-vector-fcmp.mir | 102 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %lhs, %rhs(<2 x s64>) 103 ; CHECK: $q0 = COPY [[FCMGE]](<2 x s64>) 190 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %rhs, %lhs(<2 x s64>) 191 ; CHECK: $q0 = COPY [[FCMGE]](<2 x s64>) 287 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %lhs, %rhs(<2 x s64>) 289 ; CHECK: [[OR:%[0-9]+]]:_(<2 x s64>) = G_OR [[FCMGT]], [[FCMGE]] 345 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %lhs, %rhs(<2 x s64>) 347 ; CHECK: [[OR:%[0-9]+]]:_(<2 x s64>) = G_OR [[FCMGT]], [[FCMGE]] 397 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %lhs, %rhs(<2 x s64>) 400 ; CHECK: [[XOR:%[0-9]+]]:_(<2 x s64>) = G_XOR [[FCMGE]], [[BUILD_VECTOR]] [all …]
|
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/test/CodeGen/AArch64/GlobalISel/ |
H A D | lower-neon-vector-fcmp.mir | 102 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %lhs, %rhs(<2 x s64>) 103 ; CHECK: $q0 = COPY [[FCMGE]](<2 x s64>) 190 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %rhs, %lhs(<2 x s64>) 191 ; CHECK: $q0 = COPY [[FCMGE]](<2 x s64>) 287 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %lhs, %rhs(<2 x s64>) 289 ; CHECK: [[OR:%[0-9]+]]:_(<2 x s64>) = G_OR [[FCMGT]], [[FCMGE]] 345 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %lhs, %rhs(<2 x s64>) 347 ; CHECK: [[OR:%[0-9]+]]:_(<2 x s64>) = G_OR [[FCMGT]], [[FCMGE]] 397 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %lhs, %rhs(<2 x s64>) 400 ; CHECK: [[XOR:%[0-9]+]]:_(<2 x s64>) = G_XOR [[FCMGE]], [[BUILD_VECTOR]] [all …]
|
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/test/CodeGen/AArch64/GlobalISel/ |
H A D | lower-neon-vector-fcmp.mir | 102 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %lhs, %rhs(<2 x s64>) 103 ; CHECK: $q0 = COPY [[FCMGE]](<2 x s64>) 190 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %rhs, %lhs(<2 x s64>) 191 ; CHECK: $q0 = COPY [[FCMGE]](<2 x s64>) 287 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %lhs, %rhs(<2 x s64>) 289 ; CHECK: [[OR:%[0-9]+]]:_(<2 x s64>) = G_OR [[FCMGT]], [[FCMGE]] 345 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %lhs, %rhs(<2 x s64>) 347 ; CHECK: [[OR:%[0-9]+]]:_(<2 x s64>) = G_OR [[FCMGT]], [[FCMGE]] 397 ; CHECK: [[FCMGE:%[0-9]+]]:_(<2 x s64>) = G_FCMGE %lhs, %rhs(<2 x s64>) 400 ; CHECK: [[XOR:%[0-9]+]]:_(<2 x s64>) = G_XOR [[FCMGE]], [[BUILD_VECTOR]] [all …]
|
/dports/emulators/dolphin-emu/dolphin-3152428/Source/Core/Core/PowerPC/JitArm64/ |
H A D | JitArm64_Paired.cpp | 272 m_float_emit.FCMGE(size, VD, VA); in ps_sel() 279 m_float_emit.FCMGE(size, V0, VA); in ps_sel()
|
/dports/emulators/yuzu/yuzu-0b47f7a46/externals/dynarmic/src/frontend/A64/decoder/ |
H A D | a64.inc | 398 //INST(FCMGE_reg_1, "FCMGE (register)", "01111110010mmmmm001001… 399 INST(FCMGE_reg_2, "FCMGE (register)", "011111100z1mmmmm111001nn… 440 //INST(FCMGE_zero_1, "FCMGE (zero)", "0111111011111000110010… 441 INST(FCMGE_zero_2, "FCMGE (zero)", "011111101z100000110010nn… 587 //INST(FCMGE_reg_3, "FCMGE (register)", "0Q101110010mmmmm001001… 693 //INST(FCMGE_zero_3, "FCMGE (zero)", "0Q10111011111000110010… 694 INST(FCMGE_zero_4, "FCMGE (zero)", "0Q1011101z100000110010nn… 824 INST(FCMGE_reg_4, "FCMGE (register)", "0Q1011100z1mmmmm111001nn…
|
/dports/emulators/citra/citra-ac98458e0/externals/dynarmic/src/frontend/A64/decoder/ |
H A D | a64.inc | 398 //INST(FCMGE_reg_1, "FCMGE (register)", "01111110010mmmmm001001… 399 INST(FCMGE_reg_2, "FCMGE (register)", "011111100z1mmmmm111001nn… 440 //INST(FCMGE_zero_1, "FCMGE (zero)", "0111111011111000110010… 441 INST(FCMGE_zero_2, "FCMGE (zero)", "011111101z100000110010nn… 587 //INST(FCMGE_reg_3, "FCMGE (register)", "0Q101110010mmmmm001001… 693 //INST(FCMGE_zero_3, "FCMGE (zero)", "0Q10111011111000110010… 694 INST(FCMGE_zero_4, "FCMGE (zero)", "0Q1011101z100000110010nn… 824 INST(FCMGE_reg_4, "FCMGE (register)", "0Q1011100z1mmmmm111001nn…
|
/dports/emulators/citra-qt5/citra-ac98458e0/externals/dynarmic/src/frontend/A64/decoder/ |
H A D | a64.inc | 398 //INST(FCMGE_reg_1, "FCMGE (register)", "01111110010mmmmm001001… 399 INST(FCMGE_reg_2, "FCMGE (register)", "011111100z1mmmmm111001nn… 440 //INST(FCMGE_zero_1, "FCMGE (zero)", "0111111011111000110010… 441 INST(FCMGE_zero_2, "FCMGE (zero)", "011111101z100000110010nn… 587 //INST(FCMGE_reg_3, "FCMGE (register)", "0Q101110010mmmmm001001… 693 //INST(FCMGE_zero_3, "FCMGE (zero)", "0Q10111011111000110010… 694 INST(FCMGE_zero_4, "FCMGE (zero)", "0Q1011101z100000110010nn… 824 INST(FCMGE_reg_4, "FCMGE (register)", "0Q1011100z1mmmmm111001nn…
|
/dports/lang/go-devel/go-becaeea1199b875bc24800fa88f2f4fea119bf78/src/cmd/vendor/golang.org/x/arch/arm64/arm64asm/ |
H A D | tables.go | 102 FCMGE const 571 FCMGE: "FCMGE", 1885 …{0xffa0fc00, 0x7e20e400, FCMGE, instArgs{arg_Vd_22_1__S_0__D_1, arg_Vn_22_1__S_0__D_1, arg_Vm_22_1… 1887 …{0xbfa0fc00, 0x2e20e400, FCMGE, instArgs{arg_Vd_arrangement_sz_Q___2S_00__4S_01__2D_11, arg_Vn_arr… 1889 …{0xffbffc00, 0x7ea0c800, FCMGE, instArgs{arg_Vd_22_1__S_0__D_1, arg_Vn_22_1__S_0__D_1, arg_immedia… 1891 …{0xbfbffc00, 0x2ea0c800, FCMGE, instArgs{arg_Vd_arrangement_sz_Q___2S_00__4S_01__2D_11, arg_Vn_arr…
|
/dports/lang/go-devel/go-dragonfly-amd64-bootstrap/src/cmd/vendor/golang.org/x/arch/arm64/arm64asm/ |
H A D | tables.go | 102 FCMGE const 571 FCMGE: "FCMGE", 1885 …{0xffa0fc00, 0x7e20e400, FCMGE, instArgs{arg_Vd_22_1__S_0__D_1, arg_Vn_22_1__S_0__D_1, arg_Vm_22_1… 1887 …{0xbfa0fc00, 0x2e20e400, FCMGE, instArgs{arg_Vd_arrangement_sz_Q___2S_00__4S_01__2D_11, arg_Vn_arr… 1889 …{0xffbffc00, 0x7ea0c800, FCMGE, instArgs{arg_Vd_22_1__S_0__D_1, arg_Vn_22_1__S_0__D_1, arg_immedia… 1891 …{0xbfbffc00, 0x2ea0c800, FCMGE, instArgs{arg_Vd_arrangement_sz_Q___2S_00__4S_01__2D_11, arg_Vn_arr…
|
/dports/devel/llvm80/llvm-8.0.1.src/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.h | 132 FCMGE, enumerator
|
H A D | AArch64SchedA57.td | 439 def : InstRW<[A57Write_5cyc_1V], (instregex "^(FACGE|FACGT|FCMEQ|FCMGE|FCMGT|FCMLE|FCMLT)(v2f32|32|… 441 def : InstRW<[A57Write_5cyc_2V], (instregex "^(FACGE|FACGT|FCMEQ|FCMGE|FCMGT|FCMLE|FCMLT)(v4f32|v2f…
|
/dports/devel/llvm70/llvm-7.0.1.src/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.h | 131 FCMGE, enumerator
|
H A D | AArch64SchedA57.td | 439 def : InstRW<[A57Write_5cyc_1V], (instregex "^(FACGE|FACGT|FCMEQ|FCMGE|FCMGT|FCMLE|FCMLT)(v2f32|32|… 441 def : InstRW<[A57Write_5cyc_2V], (instregex "^(FACGE|FACGT|FCMEQ|FCMGE|FCMGT|FCMLE|FCMLT)(v4f32|v2f…
|
/dports/devel/llvm90/llvm-9.0.1.src/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.h | 131 FCMGE, enumerator
|
/dports/emulators/qemu/qemu-6.2.0/capstone/suite/synctools/tablegen/AArch64/ |
H A D | AArch64SchedA57.td | 439 def : InstRW<[A57Write_5cyc_1V], (instregex "^(FACGE|FACGT|FCMEQ|FCMGE|FCMGT|FCMLE|FCMLT)(v2f32|32|… 441 def : InstRW<[A57Write_5cyc_2V], (instregex "^(FACGE|FACGT|FCMEQ|FCMGE|FCMGT|FCMLE|FCMLT)(v4f32|v2f…
|
/dports/emulators/qemu60/qemu-6.0.0/capstone/suite/synctools/tablegen/AArch64/ |
H A D | AArch64SchedA57.td | 439 def : InstRW<[A57Write_5cyc_1V], (instregex "^(FACGE|FACGT|FCMEQ|FCMGE|FCMGT|FCMLE|FCMLT)(v2f32|32|… 441 def : InstRW<[A57Write_5cyc_2V], (instregex "^(FACGE|FACGT|FCMEQ|FCMGE|FCMGT|FCMLE|FCMLT)(v4f32|v2f…
|
/dports/emulators/qemu5/qemu-5.2.0/capstone/suite/synctools/tablegen/AArch64/ |
H A D | AArch64SchedA57.td | 439 def : InstRW<[A57Write_5cyc_1V], (instregex "^(FACGE|FACGT|FCMEQ|FCMGE|FCMGT|FCMLE|FCMLT)(v2f32|32|… 441 def : InstRW<[A57Write_5cyc_2V], (instregex "^(FACGE|FACGT|FCMEQ|FCMGE|FCMGT|FCMLE|FCMLT)(v4f32|v2f…
|
/dports/devel/llvm10/llvm-10.0.1.src/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.h | 131 FCMGE, enumerator
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.h | 131 FCMGE, enumerator
|
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.h | 131 FCMGE, enumerator
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/Target/AArch64/ |
H A D | AArch64SchedA57.td | 439 def : InstRW<[A57Write_5cyc_1V], (instregex "^(FACGE|FACGT|FCMEQ|FCMGE|FCMGT|FCMLE|FCMLT)(v2f32|32|… 441 def : InstRW<[A57Write_5cyc_2V], (instregex "^(FACGE|FACGT|FCMEQ|FCMGE|FCMGT|FCMLE|FCMLT)(v4f32|v2f…
|
/dports/emulators/ppsspp-qt5/ppsspp-1.12.3/Common/ |
H A D | Arm64Emitter.h | 902 void FCMGE(u8 size, ARM64Reg Rd, ARM64Reg Rn, ARM64Reg Rm); 903 void FCMGE(u8 size, ARM64Reg Rd, ARM64Reg Rn);
|